Nanoscale FinFETs for low power applications

被引：15

作者：

Rösner, W ^{[1
]}

Landgraf, E ^{[1
]}

Kretz, J ^{[1
]}

Dreeskornfeld, L ^{[1
]}

Schäfer, H ^{[1
]}

Städele, M ^{[1
]}

Schulz, T ^{[1
]}

Hofmann, F ^{[1
]}

Luyken, RJ ^{[1
]}

Specht, M ^{[1
]}

Hartwich, J ^{[1
]}

Pamler, W ^{[1
]}

Risch, L ^{[1
]}

机构：

[1] Infineon Technol AG, Corp Res, D-81730 Munich, Germany

来源：

SOLID-STATE ELECTRONICS | 2004年 / 48卷 / 10-11期

关键词：

double gate; FinFET; low power; MOSFET;

D O I：

10.1016/j.sse.2004.05.019

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

N and p channel FinFETs with fin widths in the range of 15-30 nm and gate lengths down to 20 nm have been processed using e-beam-lithography and nano-etching. The I-On-I-off characteristics of n-channel FinFET devices with (10 0) and (I 10) sidewall orientation made on the same wafer are compared. Low off currents down to I pA/mum and high on-currents were observed and we demonstrate that FinFETs are more suitable than bulk transistors to achieve the requirements for low power applications. (C) 2004 Elsevier Ltd. All rights reserved.

引用

页码：1819 / 1823

页数：5

共 50 条

[41] Device design considerations for nanoscale double and triple gate FinFETs
Kranti, A
Armstrong, GA
2005 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2005, : 96 - 98
[42] Variability Analysis - Prediction Method for Nanoscale Triple Gate FinFETs
Tassis, D.
Messaris, I.
Fasarakis, N.
Nikolaidis, S.
Ghibaudo, G.
Dimitriadis, C.
2014 29TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS PROCEEDINGS - MIEL 2014, 2014, : 99 - 102
[43] Analytical Compact Modeling of Nanoscale Triple-Gate FinFETs
Fasarakis, N.
Tsormpatzoglou, A.
Tassis, D. H.
Pappas, I.
Papathanasiou, K.
Dimitriadis, C. A.
2012 16TH IEEE MEDITERRANEAN ELECTROTECHNICAL CONFERENCE (MELECON), 2012, : 72 - 75
[44] SIMULATION ON THE PERFORMANCE COMPARISON FOR NANOSCALE SOI AND BULK JUNCTIONLESS FINFETS
Lee, Cheng-Kuei
Zhang, Jin-Yu
Wang, Yan
2017 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC 2017), 2017,
[45] Investigating the impact of quantum confinement on the THz behavior of Nanoscale FinFETs
Pech, Mathias
Schulz, Dirk
SOLID-STATE ELECTRONICS, 2023, 210
[46] Variability of nanoscale triple gate FinFETs Prediction and analysis method
Tassis, D.
Messaris, I.
Fasarakis, N.
Tsormpatzoglou, A.
Nikolaidis, S.
Dimitriadis, C.
2014 21ST IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2014, : 710 - 713
[47] Source/drain extension region engineering in FinFETs for low-voltage analog applications
Kranti, Abhinav
Armstrong, G. Alastair
IEEE ELECTRON DEVICE LETTERS, 2007, 28 (02) : 139 - 141
[48] Design techniques for power-gated nanoscale low power circuits
Rastogi R.
Pandey S.
Gupta M.
Micro and Nanosystems, 2019, 11 (02) : 90 - 99
[49] FinFETs for RF Applications: A Literature review
Sharma, Savitesh M.
Dasgupta, S.
Kartikeyan, M. V.
2018 CONFERENCE ON EMERGING DEVICES AND SMART SYSTEMS (ICEDSS), 2018, : 277 - 284
[50] Dual-Vth Independent-Gate FinFETs for Low Power Logic Circuits
Rostami, Masoud
Mohanram, Kartik
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2011, 30 (03) : 337 - 349

← 1 2 3 4 5 →