Nanoscale FinFETs for low power applications

被引：15

作者：

Rösner, W ^{[1
]}

Landgraf, E ^{[1
]}

Kretz, J ^{[1
]}

Dreeskornfeld, L ^{[1
]}

Schäfer, H ^{[1
]}

Städele, M ^{[1
]}

Schulz, T ^{[1
]}

Hofmann, F ^{[1
]}

Luyken, RJ ^{[1
]}

Specht, M ^{[1
]}

Hartwich, J ^{[1
]}

Pamler, W ^{[1
]}

Risch, L ^{[1
]}

机构：

[1] Infineon Technol AG, Corp Res, D-81730 Munich, Germany

来源：

SOLID-STATE ELECTRONICS | 2004年 / 48卷 / 10-11期

关键词：

double gate; FinFET; low power; MOSFET;

D O I：

10.1016/j.sse.2004.05.019

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

N and p channel FinFETs with fin widths in the range of 15-30 nm and gate lengths down to 20 nm have been processed using e-beam-lithography and nano-etching. The I-On-I-off characteristics of n-channel FinFET devices with (10 0) and (I 10) sidewall orientation made on the same wafer are compared. Low off currents down to I pA/mum and high on-currents were observed and we demonstrate that FinFETs are more suitable than bulk transistors to achieve the requirements for low power applications. (C) 2004 Elsevier Ltd. All rights reserved.

引用

页码：1819 / 1823

页数：5

共 50 条

[21] Flexible Nanoscale High-Performance FinFETs
Sevilla, Galo A. Torres
Ghoneim, Mohamed T.
Fahad, Hossain
Rojas, Jhonathan P.
Hussain, Aftab M.
Hussain, Muhammad Mustafa
ACS NANO, 2014, 8 (10) : 9850 - 9856
[22] Impact of Fringe Capacitance on the Performance of Nanoscale FinFETs
Manoj, C. R.
Sachid, Angada B.
Yuan, Feng
Chang, Chang-Yun
Rao, V. Ramgopal
IEEE ELECTRON DEVICE LETTERS, 2010, 31 (01) : 83 - 85
[23] Design and optimization of FinFETs for ultra-low-voltage analog applications
Kranti, Abhinav
Armstrong, G. Alastair
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (12) : 3308 - 3316
[24] Design strategies for ultra-low power 10 nm FinFETs
Walke, Abhijeet
Schlenvogt, Garrett
Kurinec, Santosh
SOLID-STATE ELECTRONICS, 2017, 136 : 75 - 80
[25] Variability characterisation of nanoscale Si and InGaAs FinFETs at subthreshold
Indalecio, G.
Seoane, N.
Aldegunde, M.
Kalna, K.
Garcia-Loureiro, A. J.
2014 5TH EUROPEAN WORKSHOP ON CMOS VARIABILITY (VARI), 2014,
[26] Stress Tuning in NanoScale FinFETs at 7nm
Dash, T. P.
Dey, S.
Das, S.
Mohaptra, E.
Jena, J.
Maiti, C. K.
PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES KOLKATA CONFERENCE (IEEE EDKCON), 2018, : 166 - 170
[27] Low-Leakage ESD Power Clamp Design With Adjustable Triggering Voltage for Nanoscale Applications
Lu, Guangyi
Wang, Yuan
Wang, Yize
Zhang, Xing
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (09) : 3562 - 3568
[28] A comprehensive investigation of silicon film thickness (TSI) of nanoscale DG TFET for low power applications
Ranjan, Rajeev
Mallikarjunarao
Pradhan, K. P.
Sahu, P. K.
ADVANCES IN NATURAL SCIENCES-NANOSCIENCE AND NANOTECHNOLOGY, 2016, 7 (03)
[29] Advancement in Nanoscale CMOS Device Design En Route to Ultra-Low-Power Applications
Dhar, Subhra
Pattanaik, Manisha
Rajaram, Poolla
VLSI DESIGN, 2011,
[30] Ballistic Mobility and Injection Velocity in Nanoscale InGaAs FinFETs
Cai, Xiaowei
Vardi, Alon
Grajal, Jesus
del Alamo, Jesus A.
2020 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2020,

← 1 2 3 4 5 →