共 50 条
- [32] Low power CMOS pass logic 4-2 compressor for high-speed multiplication PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 1296 - 1298
- [34] A gated clock scheme for low power scan-based BIST SEVENTH IEEE INTERNATIONAL ON-LINE TESTING WORKSHOP, PROCEEDINGS, 2001, : 87 - 89
- [35] A Clock Tree Based Gated Driver in Low Power Delay Buffer 2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 4767 - 4772
- [36] A low power CAM with a parity bit and power gated ML sensing 2014 INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS), 2014,
- [37] Low voltage, low power (5:2) compressor cell for fast arithmetic circuits 2003 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL II, PROCEEDINGS: SPEECH II; INDUSTRY TECHNOLOGY TRACKS; DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS; NEURAL NETWORKS FOR SIGNAL PROCESSING, 2003, : 661 - 664
- [38] Temperature Insensitive Design For Power Gated Circuits 2014 9TH INTERNATIONAL CONFERENCE ON INDUSTRIAL AND INFORMATION SYSTEMS (ICIIS), 2014, : 912 - +
- [39] A Power-Efficient 4-2 Adder Compressor Topology 2017 IEEE 15TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2017, : 281 - 284
- [40] Low-Power and High-Speed Approximate Multiplier Design with a Tree Compressor 2017 IEEE 35TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2017, : 89 - 96