Design of Low Power ECRL based Power Gated 4:2 Compressor

被引:0
|
作者
Malhotra, Naman [1 ]
Mann, Aarushi [1 ]
Pandey, Neeta [1 ]
机构
[1] Delhi Technol Univ, Dept Elect & Commun, Delhi, India
关键词
Compressor; Low Power VLSI; ECRL; Power Gating; Adiabatic Logic;
D O I
10.1109/spin.2019.8711712
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Advent of new age technologies like augmented reality (AR) has made techniques like digital signal processing (DSP), image and speech processing one of the most frequently used and important techniques. Multipliers are the fundamental components of these techniques which depend on extensive multiplications and numerical manipulations. Compressors are a crucial and important unit of multipliers that largely influence the speed and power dissipation of multipliers. This paper proposes a low power ECRL based 4:2 compressors by employing power gating. Two different power gating methodologies have been evaluated and compared, at varying load capacitances, supply voltage and frequency of the power clock signal, using 32nin PTM CMOS technology parameters. The small overhead observed in active state power dissipations is well compensated for by the significant power savings in idle states.
引用
收藏
页码:891 / 895
页数:5
相关论文
共 50 条
  • [21] Power and delay analysis of 4:2 compressor cells
    Howard, GM
    Mokrian, P
    Ahmadi, M
    Miller, WC
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 3559 - 3562
  • [22] Design and Analysis of Low Power Approximate Multiplier Using Novel Compressor
    Thakur G.
    Sohal H.
    Jain S.
    SN Computer Science, 5 (5)
  • [23] Low Power Compressor Based MAC Architecture for DSP Applications
    Narendra, C. P.
    Kumar, K. M. Ravi
    2015 IEEE INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, INFORMATICS, COMMUNICATION AND ENERGY SYSTEMS (SPICES), 2015,
  • [24] A low power 16-bit RISC microprocessor using ECRL circuits
    Shin, Y
    Lee, C
    Moon, Y
    ETRI JOURNAL, 2004, 26 (06) : 513 - 519
  • [25] Design of high-speed low-power 3-2 counter and 4-2 compressor for fast multipliers
    Hsiao, SF
    Jiang, MR
    Yeh, JS
    ELECTRONICS LETTERS, 1998, 34 (04) : 341 - 343
  • [26] Semicustom design methodology of power gated circuits for low leakage applications
    Kim, Hyung-Ock
    Shin, Youngsoo
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (06) : 512 - 516
  • [27] The 4-2 Fused Adder–Subtractor Compressor for Low-Power Butterfly-Based Hardware Architectures
    Bianca Silveira
    Guilherme Paim
    Brunno Alves Abreu
    Rafael dos Santos Ferreira
    Cláudio Machado Diniz
    Eduardo Antônio César da Costa
    Sergio Bampi
    Circuits, Systems, and Signal Processing, 2022, 41 : 1577 - 1595
  • [28] All pass transformation based variable digital filter design using low power approximate floating point adder and low power compressor based approximate multiplier
    Thilagavathi, P.
    Kumar, S. Senthil
    Gowthami, D.
    Sridevi, A.
    INTEGRATION-THE VLSI JOURNAL, 2025, 102
  • [29] Design of a low power high speed 4-2 compressor using CNTFET 32nm technology for parallel multipliers
    Rahnamaei, Ali
    Fatin, Gholamreza Zare
    Eskandarian, Abdollah
    INTERNATIONAL JOURNAL OF NANO DIMENSION, 2019, 10 (01) : 114 - 124
  • [30] DWT based Low Power Image Compressor for Wireless Capsule Endoscopy
    Goyal, Kushaagra
    Lal, Abhishek
    Bhaumik, Basabi
    PROCEEDINGS OF THE 10TH INTERNATIONAL JOINT CONFERENCE ON BIOMEDICAL ENGINEERING SYSTEMS AND TECHNOLOGIES, VOL 1: BIODEVICES, 2017, : 17 - 24