Functional fault simulation of VHDL gate level models

被引：4
|
作者：
Aftabjahani, SA
Navabi, Z
机构：
来源：
VHDL INTERNATIONAL USERS' FORUM, PROCEEDINGS | 1997年
关键词：
D O I：
10.1109/VIUF.1997.623925
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A method of fault injection and fault simulation is being proposed here. A gate level circuit if modified to include logic gates where faults are to be injected. Values assigned to the inputs of the new additions of the circuit have the effect of injecting stuck-at faults at various lines of the original circuit. A functional model is obtained to represent the new altered circuit. This faultable model can be simulated using a standard VHDL simulator. A program for obtaining this model and creating a simulatable VHDL model has been developed. A comparison with other VHDL based fault simulations will be given.
引用
收藏
页码：18 / 23
页数：2
相关论文
共 50 条
  • [1] Hierarchical fault simulation using behavioral and gate level hardware models
    Mirkhani, S
    Lavasani, M
    Navabi, Z
    PROCEEDINGS OF THE 11TH ASIAN TEST SYMPOSIUM (ATS 02), 2002, : 374 - 379
  • [2] A VHDL FAULT-DIAGNOSIS TOOL USING FUNCTIONAL FAULT MODELS
    PITCHUMANI, V
    MAYOR, P
    RADIA, N
    IEEE DESIGN & TEST OF COMPUTERS, 1992, 9 (02): : 33 - 41
  • [3] A fault injection technique for VHDL behavioral-level models
    DeLong, TA
    Johnson, BW
    Profeta, JA
    IEEE DESIGN & TEST OF COMPUTERS, 1996, 13 (04): : 24 - 33
  • [4] Towards Fault Simulation at Mixed Register-Transfer/Gate-Level Models
    Kaja, Endri
    Gerlin, Nicolas
    Vaddeboina, Mounika
    Rivas, Luis
    Prebeck, Sebastian
    Han, Zhao
    Devarajegowda, Keerthikumara
    Ecker, Wolfgang
    34TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT 2021), 2021,
  • [5] PARALLEL SWITCH-LEVEL FAULT SIMULATION PERFORMANCE MODELING USING VHDL
    RYAN, CA
    TRONT, JG
    SIMULATION, 1995, 64 (05) : 308 - 319
  • [6] Analogue fault simulation in standard VHDL
    Bruls, E
    Verstraelen, M
    Zwemstra, T
    Meijer, P
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1996, 143 (06): : 380 - 385
  • [7] Fault simulation of behavioral VHDL model
    Stefanovic, J
    KNOWLEDGE-BASED SOFTWARE ENGINEERING, 1998, 48 : 303 - 306
  • [8] Applying cycle-based simulation technique to VITAL as a VHDL gate level standard
    Yaran, BH
    Rahmati, D
    Zebardast, AS
    CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING 2001, VOLS I AND II, CONFERENCE PROCEEDINGS, 2001, : 1079 - 1084
  • [9] FAULT AND ERROR MODELS AT THE FUNCTIONAL LEVEL - TOWARDS THEIR CONNECTION WITH THE TRANSISTOR LEVEL MODELS
    BURON, AM
    MICHELL, JA
    REVISTA DE INFORMATICA Y AUTOMATICA, 1989, 22 (01): : 28 - 36
  • [10] Fault injection for verifying testability at the VHDL level
    Seward, SR
    Lala, PK
    INTERNATIONAL TEST CONFERENCE 2003, PROCEEDINGS, 2003, : 131 - 137
12345