Functional fault simulation of VHDL gate level models

被引：4
|
作者：
Aftabjahani, SA
Navabi, Z
机构：
来源：
VHDL INTERNATIONAL USERS' FORUM, PROCEEDINGS | 1997年
关键词：
D O I：
10.1109/VIUF.1997.623925
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A method of fault injection and fault simulation is being proposed here. A gate level circuit if modified to include logic gates where faults are to be injected. Values assigned to the inputs of the new additions of the circuit have the effect of injecting stuck-at faults at various lines of the original circuit. A functional model is obtained to represent the new altered circuit. This faultable model can be simulated using a standard VHDL simulator. A program for obtaining this model and creating a simulatable VHDL model has been developed. A comparison with other VHDL based fault simulations will be given.
引用
收藏
页码：18 / 23
页数：2
相关论文
共 50 条
  • [31] Fault injection into VHDL models:: Experimental validation of a fault tolerant microcomputer system
    Gil, D
    Martínez, R
    Busquets, JV
    Baraza, JC
    Gil, PJ
    DEPENDABLE COMPUTING - EDCC-3, 1999, 1667 : 191 - 208
  • [32] Layout-Aware Laser Fault Injection Simulation and Modeling: from physical level to gate level
    Lu, Feng
    Di Natale, Giorgio
    Flottes, Marie-Lise
    Rouzeyre, Bruno
    Hubert, Guillaume
    2014 9TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS 2014), 2014,
  • [33] VHDL-based distributed fault simulation using savant
    Baucom, RJ
    DeLong, TA
    Smith, DT
    Johnson, BW
    Hanna, JP
    PROCEEDINGS OF THE IEEE 1998 NATIONAL AEROSPACE AND ELECTRONICS CONFERENCE, 1998, : 565 - 573
  • [34] Fault simulation for VHDL based test bench and BIST evaluation
    Farshbaf, H
    Zolfy, A
    Mirkhani, S
    Navabi, A
    10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2001, : 396 - 401
  • [35] Power Dissipation Estimation of CMOS Digital Circuits at the Gate Level in VHDL
    Chereja, Verginia-Iulia-Maria
    Potarniche, Adriana-Ioana
    Ranga, Sergiu-Alex
    Kirei, Botond Sandor
    Topa, Marina Dana
    2018 13TH INTERNATIONAL SYMPOSIUM ON ELECTRONICS AND TELECOMMUNICATIONS (ISETC), 2018, : 63 - 66
  • [36] Presynthesis Test Generation using VHDL Behavioral Fault Models
    Hayne, Ronald J.
    IEEE SOUTHEASTCON 2011: BUILDING GLOBAL ENGINEERS, 2011, : 264 - 267
  • [37] Design validation of behavioral VHDL descriptions for arbitrary fault models
    Xin, F
    Ciesielski, M
    Harris, IG
    ETS 2005:10th IEEE European Test Symposium, Proceedings, 2005, : 156 - 161
  • [38] Speeding-up fault injection campaigns in VHDL models
    Parrotta, B
    Rebaudengo, M
    Reorda, MS
    Violante, M
    COMPUTER SAFETY, RELIABILITY AND SECURITY, PROCEEDINGS, 2000, 1943 : 27 - 36
  • [39] Functional fault coverage: the chamber of secrets or an accurate estimation of gate-level coverage?
    Fummi, F
    Marconcini, C
    Pravadelli, G
    ETS 2004: NINTH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2004, : 154 - 159
  • [40] A TRANSISTOR LEVEL LINK FOR VHDL SIMULATION OF VLSI CIRCUITS
    NAVABI, Z
    RAZAVI, Z
    SIMULATION, 1995, 64 (03) : 185 - 197
12345