Total Ionizing Dose Hardening of 45 nm FD-SOI MOSFETs Using Body-Tie Biasing

被引:5
|
作者
Liu, Xiaoqiang [1 ]
Cai, Li [1 ]
Liu, Baojun [2 ]
Yang, Xiaokuo [1 ]
Cui, Huanqing [1 ]
Li, Cheng [1 ]
机构
[1] Air Force Engn Univ, Dept Fdn, Xian 710051, Shaanxi, Peoples R China
[2] Air Force Engn Univ, Air Tech Sergeant Sch, Xinyang 464000, Peoples R China
基金
中国国家自然科学基金;
关键词
Fully depleted silicon-on-insulator (FD-SOI); total ionizing dose (TID); floating-body; tied-body; body-tie biasing;
D O I
10.1109/ACCESS.2019.2910845
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The total ionizing dose (TID) effect is a problematic concern in fully depleted silicon-on-insulator (FD-SOI) metal-oxide-semiconductor transistors (MOSFETs) because of the introduction of the thin buried oxide layer. The device performance is degraded by the radiation-induced trapped charges in the oxide, which cause threshold-voltage drifts and OFF-state leakage-current increments. This paper proposes a novel strategy for TID hardening in FD-SOI devices by using body-tie biasing. First, an n-type three-dimensional FD-SOI MOSFET with a gate length of 45 nm is built, and the irradiation-induced charge trapping in the oxide structures is simulated under different bias conditions. The responses of the floating-body FD-SOI devices and the devices with an additional body-tie, to the total dose and interface charges, are simulated and compared. The results show that the tied-body structure is more tolerant to the TID effect than the floating-body structure and that it can endure up to 100 had of TID irradiation without body-tie biasing. To mitigate the degradation of the tied-body device at high dose levels, body-tie biasing is used, and the "repairing" voltage" at different dose levels is calculated. By applying the "repairing voltage" to the body-tie, the irradiated device can be restored to the pre-irradiation state efficiently.
引用
收藏
页码:51276 / 51283
页数:8
相关论文
共 40 条
  • [31] 280mV Sense Amplifier Designed in 28nm UTBB FD-SOI Technology Using Back-Biasing Control
    Feki, Anis
    Turgis, David
    Lafont, Jean Christophe
    Allard, Bruno
    2013 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2013,
  • [32] Independent Body-Biasing of P-N Transistors in an 28nm UTBB FD-SOI ULP Near-Threshold Multi-Core Cluster
    Di Mauro, Alfio
    Rossi, Davide
    Pullini, Antonio
    Flatresse, Philippe
    Benini, Luca
    2018 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2018,
  • [33] TCAD Simulation of Total Ionization Dose Response of 45nm High-K MOSFETs on Bulk Silicon and SOI Substrate
    Petrosyants, Konstantin O.
    Popov, Dmitriy A.
    2015 15TH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS (RADECS), 2015,
  • [34] Total Ionizing Dose Radiation Effects Hardening Using Back-Gate Bias in Double-SOI Structure
    Huang, Yang
    Han, Zhengsheng
    Liu, Fanyu
    Li, Bo
    Li, Binhong
    Gao, Jiantou
    Zhang, Gang
    Wang, Lei
    Li, Duoli
    Jiao, Jian
    Zhao, Fazhan
    Ye, Tianchun
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2022, 69 (03) : 453 - 461
  • [35] Modeling of Total Ionizing Dose Degradation on 180-nm n-MOSFETs Using BSIM3
    Ilik, Sadik
    Kabaoglu, Aykut
    Solmaz, Nergiz Sahin
    Yelten, Mustafa Berke
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (11) : 4617 - 4622
  • [36] A nA-Range Area-Efficient Sub-100-ppm/°C Peaking Current Reference Using Forward Body Biasing in 0.11-μm Bulk and 22-nm FD-SOI
    Lefebvre, Martin
    Bol, David
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2025, 60 (02) : 579 - 592
  • [37] A 28-GHz Switched-Filter Phase Shifter with Fine Phase-Tuning Capability Using Back-Gate Biasing in 22-nm FD-SOI CMOS
    Kobal, Enis
    Siriburanon, Teerachot
    Staszewski, Robert Bogdan
    Zhu, Anding
    ESSCIRC 2021 - IEEE 47TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC), 2021, : 377 - 380
  • [38] Influences of silicon-rich shallow trench isolation on total ionizing dose hardening and gate oxide integrity in a 130 nm partially depleted SOI CMOS technology
    Song, Lei
    Hu, Zhiyuan
    Zhang, Mengying
    Liu, Xiaonian
    Dai, Lihua
    Zhang, Zhengxuan
    Zou, Shichang
    MICROELECTRONICS RELIABILITY, 2017, 74 : 1 - 8
  • [39] A Single-Channel 18.5 GS/s 5-bit Flash ADC using a Body-Biased Comparator Architecture in 22nm FD-SOI
    Lotfi, Nima
    Ibanez, Pedro Lehmann
    Runge, Marcel
    Gerfers, Friedel
    2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
  • [40] A 225 mu m(2) Probe Single-Point Calibration Digital Temperature Sensor Using Body-Bias Adjustment in 28 nm FD-SOI CMOS
    Cochet, Martin
    Keller, Ben
    Clerc, Sylvain
    Abouzeid, Fady
    Cathelin, Andreia
    Autran, Jean-Luc
    Roche, Philippe
    Nikolic, Borivoje
    IEEE SOLID-STATE CIRCUITS LETTERS, 2018, 1 (01): : 14 - 17