Test Pattern Generation in Presence of Unknown Values Based on Restricted Symbolic Logic

被引:0
|
作者
Erb, Dominik [1 ]
Scheibler, Karsten [1 ]
Kochte, Michael A. [2 ]
Sauer, Matthias [1 ]
Wunderlich, Hans-Joachim [2 ]
Becker, Bernd [1 ]
机构
[1] Univ Freiburg, Georges Kohler Allee 51, D-79110 Freiburg, Germany
[2] Univ Stuttgart, D-70569 Stuttgart, Germany
关键词
SAT; QBF; test generation; ATPG; Unknown values; Restricted symbolic logic;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Test generation algorithms based on standard n-valued logic algebras are pessimistic in presence of unknown (X) values, overestimate the number of signals with X-values and underestimate fault coverage. Recently, an ATPG algorithm based on quantified Boolean formula (QBF) has been presented, which is accurate in presence of X-values but has limits with respect to runtime, scalability and robustness. In this paper, we consider ATPG based on restricted symbolic logic (RSL) and demonstrate its potential. We introduce a complete RSL ATPG exploiting the full potential of RSL in ATPG. Experimental results demonstrate that RSL ATPG significantly increases fault coverage over classical algorithms and provides results very close to the accurate QBF-based algorithm. An optimized version of RSL ATPG (together with accurate fault simulation) is up to 618x faster than the QBF-based solution, more scalable and more robust.
引用
收藏
页数:10
相关论文
共 50 条
  • [41] Test Pattern Generation Technology Based on TPAC and LFSR
    Guo, M. -M.
    Kuang, J. -Sh
    2011 AASRI CONFERENCE ON ARTIFICIAL INTELLIGENCE AND INDUSTRY APPLICATION (AASRI-AIIA 2011), VOL 2, 2011, : 257 - 260
  • [42] Enhancing SAT-Based Test Pattern Generation
    刘歆
    熊有伦
    JournalofElectronicScienceandTechnologyofChina, 2005, (02) : 134 - 139
  • [43] Fault analysis and automatic test pattern generation for break faults in programmable logic arrays
    Hwang, GH
    Shen, WZ
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1996, 143 (03): : 157 - 166
  • [44] LOCSTEP: A logic-simulation-based test generation procedure
    Pomeranz, I
    Reddy, SM
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (05) : 544 - 554
  • [45] Methodology for low power test pattern generation using activity threshold control logic
    Ravi, Srivaths
    Devanathan, V. R.
    Parekhji, Rubin
    IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007, : 526 - 529
  • [46] Development of an LFSR based test pattern generator for functional logic testing
    Islam, SZ
    Ali, MAM
    Ali, ML
    ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 591 - 594
  • [47] Accurate CEGAR-based ATPG in Presence of Unknown Values for Large Industrial Designs
    Scheibler, Karsten
    Erb, Dominik
    Becker, Bernd
    PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2016, : 972 - 977
  • [48] BigTest: A Symbolic Execution Based Systematic Test Generation Tool for Apache Spark
    Gulzar, Muhammad Ali
    Musuvathi, Madanlal
    Kim, Miryung
    2020 ACM/IEEE 42ND INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING: COMPANION PROCEEDINGS (ICSE-COMPANION 2020), 2020, : 61 - 64
  • [49] Checking test generation for sequential digital devices based on symbolic fault simulation
    Skobtsov, VY
    Skobtsov, YA
    AUTOMATIC CONTROL AND COMPUTER SCIENCES, 1999, 33 (04) : 65 - 74
  • [50] Improving Search-based Test Suite Generation with Dynamic Symbolic Execution
    Galeotti, Juan Pablo
    Fraser, Gordon
    Arcuri, Andrea
    2013 IEEE 24TH INTERNATIONAL SYMPOSIUM ON SOFTWARE RELIABILITY ENGINEERING (ISSRE), 2013, : 360 - 369