Test Pattern Generation in Presence of Unknown Values Based on Restricted Symbolic Logic

被引:0
|
作者
Erb, Dominik [1 ]
Scheibler, Karsten [1 ]
Kochte, Michael A. [2 ]
Sauer, Matthias [1 ]
Wunderlich, Hans-Joachim [2 ]
Becker, Bernd [1 ]
机构
[1] Univ Freiburg, Georges Kohler Allee 51, D-79110 Freiburg, Germany
[2] Univ Stuttgart, D-70569 Stuttgart, Germany
来源
2014 IEEE INTERNATIONAL TEST CONFERENCE (ITC) | 2014年
关键词
SAT; QBF; test generation; ATPG; Unknown values; Restricted symbolic logic;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Test generation algorithms based on standard n-valued logic algebras are pessimistic in presence of unknown (X) values, overestimate the number of signals with X-values and underestimate fault coverage. Recently, an ATPG algorithm based on quantified Boolean formula (QBF) has been presented, which is accurate in presence of X-values but has limits with respect to runtime, scalability and robustness. In this paper, we consider ATPG based on restricted symbolic logic (RSL) and demonstrate its potential. We introduce a complete RSL ATPG exploiting the full potential of RSL in ATPG. Experimental results demonstrate that RSL ATPG significantly increases fault coverage over classical algorithms and provides results very close to the accurate QBF-based algorithm. An optimized version of RSL ATPG (together with accurate fault simulation) is up to 618x faster than the QBF-based solution, more scalable and more robust.
引用
收藏
页数:10
相关论文
共 50 条
  • [21] Model Based Pattern Dummy Generation for Logic Devices
    Jang, Jongwon
    Kim, Cheolkyun
    Ko, Sungwoo
    Byun, Seokyoung
    Yang, Hyunjo
    Yim, Donggyu
    OPTICAL MICROLITHOGRAPHY XXVII, 2014, 9052
  • [22] SAT-Based Fault Coverage Evaluation in the Presence of Unknown Values
    Kochte, Michael A.
    Wunderlich, Hans-Joachim
    2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 1303 - 1308
  • [23] Efficient BDD-based Fault Simulation in Presence of Unknown Values
    Kochte, Michael A.
    Kundu, Sandip
    Miyase, Kohei
    Wen, Xiaoqing
    Wunderlich, Hans-Joachim
    2011 20TH ASIAN TEST SYMPOSIUM (ATS), 2011, : 383 - 388
  • [24] Symbolic Observation Graph-Based Generation of Test Paths
    Klai, Kais
    Bennani, Mohamed Taha
    Arias, Jaime
    Desel, Joerg
    Ochi, Hanen
    TESTS AND PROOFS, TAP 2023, 2023, 14066 : 127 - 146
  • [25] Automated Test Generation on Path-based Symbolic Execution
    Min, Zhang
    Min, Fu
    2014 5TH IEEE INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING AND SERVICE SCIENCE (ICSESS), 2014, : 845 - 848
  • [26] Automatic Test Pattern Generation for Virtual Hardware Model using Constrained Symbolic Execution
    Mohamed, Nahla
    Safar, Mona
    Wahba, Ayman
    Salem, Ashraf
    2015 10TH INTERNATIONAL DESIGN & TEST SYMPOSIUM (IDT), 2015, : 149 - 150
  • [27] Specification based test sequence generation with propositional logic
    Wimmel, G
    Lötzbeyer, H
    Pretschner, A
    Slotosch, O
    SOFTWARE TESTING VERIFICATION & RELIABILITY, 2000, 10 (04): : 229 - 248
  • [28] Test Pattern Generation and Critical Path Selection in the Presence of Statistical Delays
    Javvaji, Pavan Kumar
    Tragoudas, Spyros
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (01) : 163 - 173
  • [29] Model generation of test logic for macrocell based designs
    delaTorre, E
    Calvo, J
    Uceda, J
    EURO-DAC '96 - EUROPEAN DESIGN AUTOMATION CONFERENCE WITH EURO-VHDL '96 AND EXHIBITION, PROCEEDINGS, 1996, : 456 - 461
  • [30] A temporal logic based theory of test coverage and generation
    Hong, HS
    Lee, I
    Sokolsky, O
    Ural, H
    TOOLS AND ALGORITHMS FOR THE CONSTRUCTION AND ANAYLSIS OF SYSTEMS, PROCEEDINGS, 2002, 2280 : 327 - 341