"NEW AUTOMOTIVE" - CONSIDERATIONS FOR RELIABILITY, ROBUSTNESS AND RESILIENCE FOR CMOS INTERCONNECTS

被引:0
|
作者
Weide-Zaage, Kirsten [1 ]
Fremont, Helene [2 ]
Hein, Verena [3 ]
机构
[1] IMS, RESRI Grp, Hannover, Germany
[2] Univ Bordeaux, IMS Lab, Talence, France
[3] XFAB Semicond Foundries AG, Erfurt, Germany
关键词
Reliability; Robustness; Resilience; Automotive; Interconnect;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The technology evolution worsens the stress level of microelectronic applications. The shrinking, higher interconnect stacks, the diversity of functions, higher frequencies and power densities lead to higher stress and more interaction of effects. At package and assembly level the densification of internal interconnections, the combination of RF, digital, analog and power, new materials like lead free solder, more aggressive processes and 3D packages deliver new challenges for reliability performance. Requirements of harsh environment applications, the use of consumer products in cars or challenging mission profiles for automotive applications trigger new considerations about reliability determination and description, higher robustness and resilience. Presently the processes, design rules, reliability tests and specifications fit to standards which base on established degradation models and quality assurance processes. But the existing standards like electromigration and stress migration tests for interconnects do not cover all of the new requirements especially due to mechanical stress and stress related limits. The considerations for more robust, reliable and resilient products should encompass strategies for the identification of new failure mechanisms and their interactions, test structure and test method development, specification and validation concepts. The paper will explain by examples the challenges for reliability considerations from the perspective of process (primitive device), simulation and automotive industry. The examples will illustrate the difficulties, will highlight some existing gaps and will show first approaches for the description and specification of reliability and robustness.
引用
收藏
页数:6
相关论文
共 50 条
  • [41] New reliability failure mechanism in porous low-k dual damascene interconnects
    Augur, RA
    Kim, CU
    Blaschke, V
    Michael, NL
    Gillespie, P
    Rasco, M
    Lin, JC
    Kim, SY
    Pfeifer, K
    ADVANCED METALLIZATION CONFERENCE 2003 (AMC 2003), 2004, : 277 - 281
  • [42] Development and Reliability study of 3D WLCSP for automotive CMOS image sensor using TSV technology
    Ma, Shuying
    Liu, Yi
    Zheng, Fengxia
    Li, Feng
    Yu, Daquan
    Xiao, Aimo
    Yang, Xiaobing
    2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 461 - 466
  • [44] New Considerations in Modern Protection System Quantitative Reliability Assessment
    Etemadi, Amir Hossein
    Fotuhi-Firuzabad, Mahmud
    IEEE TRANSACTIONS ON POWER DELIVERY, 2010, 25 (04) : 2213 - 2222
  • [45] Improved electrical and reliability performance of 65 mn interconnects with new barrier integration schemes
    Delsol, R.
    Jacquemin, J-P.
    Gregoire, M.
    Girault, V.
    Federspiel, X.
    Bouyssou, R. -X.
    Vannier, P.
    Normandon, P.
    MICROELECTRONIC ENGINEERING, 2006, 83 (11-12) : 2377 - 2380
  • [46] Reliability-based design of rock slopes - A new perspective on design robustness
    Wang, Lei
    Hwang, Jin Hung
    Juang, C. Hsein
    Atamturktur, Sez
    ENGINEERING GEOLOGY, 2013, 154 : 56 - 63
  • [47] Developing a new individual earthquake resilience questionnaire: A reliability and validity test
    Jiang, Ning
    Cheng, Jingxia
    Ni, Zhihong
    Ye, Yansheng
    Hu, Rujun
    Jiang, Xiaolian
    PLOS ONE, 2021, 16 (01):
  • [48] Scaled CMOS Reliability and Considerations for Spacecraft Systems: Bottom-up and Top-down Perspectives
    White, Mark
    2012 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2012,
  • [49] A NEW POWER CYCLING TECHNIQUE FOR ACCELERATED RELIABILITY EVALUATION OF PLATED THROUGH HOLES AND INTERCONNECTS IN PCBS
    MUNIKOTI, R
    DHAR, P
    IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1990, 13 (04): : 865 - 872
  • [50] New layout design for submicron CMOS output transistors to improve driving capability and ESD robustness
    Ker, MD
    Chen, TY
    Chang, HH
    MICROELECTRONICS RELIABILITY, 1999, 39 (03) : 415 - 424