1/f Noise in Drain and Gate Current of MOSFETs With High-k Gate Stacks

被引：105

作者：

Magnone, P. ^{[1
]}

Crupi, F. ^{[1
]}

Giusi, G. ^{[1
]}

Pace, C. ^{[1
]}

Simoen, E. ^{[2
]}

Claeys, C. ^{[2
,3
]}

Pantisano, L. ^{[2
]}

Maji, D. ^{[4
]}

Rao, V. Ramgopal ^{[4
]}

Srinivasan, P. ^{[5
]}

机构：

[1] Univ Calabria, Dipartimento Elettron Informat & Sistemist, I-87036 Cosenza, Italy

[2] Interuniv Microelect Ctr, B-3001 Louvain, Belgium

[3] Katholieke Univ Leuven, Dept Elect Engn, B-3001 Louvain, Belgium

[4] Indian Inst Technol, Dept Elect Engn, Bombay 400076, Maharashtra, India

[5] Texas Instruments Inc, Dallas, TX 75243 USA

来源：

IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY | 2009年 / 9卷 / 02期

关键词：

Drain noise; gate noise; high-k dielectric; MOSFET; 1/f noise; LOW-FREQUENCY NOISE; FLICKER NOISE; IMPACT; BEHAVIOR; DIELECTRICS; NMOSFETS; MOBILITY; DEFECTS; PERFORMANCE; TRANSISTORS;

D O I：

10.1109/TDMR.2009.2020406

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, we investigate the quality of MOSFET gate stacks where high-k materials are implemented as gate dielectrics. We evaluate both drain- and gate-current noises in order to obtain information about the defect content of the gate stack. We analyze how the overall quality of the gate stack depends on the kind of high-k material, on the interfacial layer thickness, on the kind of gate electrode material, on the strain engineering, and on the substrate type. This comprehensive study allows us to understand which issues need to be addressed in order to achieve improved quality of the gate stack from a 1/f noise point of view.

引用

页码：180 / 189

页数：10

共 50 条

[41] Schottky s/d MOSFETs with high-K gate dielectrics and metal gate electrodes
Zhu, SY
Chen, JD
Hu, HY
Whang, SJ
Chen, JH
Shen, C
Li, MF
Lee, SJ
Zhu, CX
Chan, DSH
Du, AY
Tung, CH
Singh, J
Chin, A
Kwong, DL
2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 53 - 56
[42] Density functional theory of high-k dielectric gate stacks
Demkov, Alexander A.
Sharia, Onise
Luo, Xuhui
Lee, Jaekwang
MICROELECTRONICS RELIABILITY, 2007, 47 (4-5) : 686 - 693
[43] Bond strain and defects at interfaces in high-k gate stacks
Lucovsky, G
Phillips, JC
MICROELECTRONICS RELIABILITY, 2005, 45 (5-6) : 770 - 778
[44] Integration of high-k/metal gate stacks for CMOS application
Chen, D. Y.
Lin, C. T.
Hsu, Y. R.
Chang, C. H.
Wang, H. Y.
Chiu, Y. S.
Yu, C. H.
2008 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 148 - 149
[45] Performance and reliability of advanced High-K/Metal gate stacks
Garros, X.
Casse, M.
Reimbold, G.
Rafik, M.
Martin, F.
Andrieu, F.
Cosnier, V.
Boulanger, F.
MICROELECTRONIC ENGINEERING, 2009, 86 (7-9) : 1609 - 1614
[46] Ion scattering studies of high-K gate stacks.
Garfunkel, E
Starodub, D
Sayan, S
Goncharova, L
Gustafsson, T
Vanderbilt, D
Bartynski, RA
Chabal, YJ
Nishimura, T
ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 2003, 226 : U387 - U387
[47] Interface dipole engineering in metal gate/high-k stacks
Huang AnPing
Zheng XiaoHu
Xiao ZhiSong
Wang Mei
Di ZengFeng
Chu, Paul K.
CHINESE SCIENCE BULLETIN, 2012, 57 (22): : 2872 - 2878
[48] Progressive breakdown characteristics of high-K/metal gate stacks
Bersuker, G.
Chowdhury, N.
Young, C.
Heh, D.
Misra, D.
Choi, R.
2007 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 45TH ANNUAL, 2007, : 49 - +
[49] Activation of electrically silent defects in the high-k gate stacks
Veksler, D.
Bersuker, G.
Watkins, M. B.
Shluger, A.
2014 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2014,
[50] Interface dipole engineering in metal gate/high-k stacks
CHU Paul K
Chinese Science Bulletin, 2012, 57 (22) : 2872 - 2878

← 1 2 3 4 5 →