Compiler analysis of irregular memory accesses

被引:12
|
作者
Lin, Y [1 ]
Padua, D [1 ]
机构
[1] Univ Illinois, Dept Comp Sci, Urbana, IL 61801 USA
关键词
D O I
10.1145/358438.349322
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Irregular array accesses are array accesses whose array subscripts do not have closed-form expressions in terms of loop indices. Traditional array analysis and loop transformation techniques cannot handle irregular array accesses. In this paper, we study two kinds of simple and common cases of irregular array accesses: single-indexed access and indirect array access. We present techniques to analyze these two cases at compile-time, and we provide experimental results showing the effectiveness of these techniques in finding more implicit loop parallelism at compile-time and improved speedups.
引用
收藏
页码:157 / 168
页数:12
相关论文
共 50 条
  • [41] SPEED SYSTEM MEMORY BY INTERLEAVING DRAM ACCESSES
    MEKHIEL, N
    ELECTRONIC DESIGN, 1989, 37 (21) : 65 - &
  • [42] Response time distribution of flash memory accesses
    Harrison, Peter G.
    Patel, Naresh M.
    Zertal, Soraya
    PERFORMANCE EVALUATION, 2010, 67 (04) : 248 - 259
  • [43] Scheduling memory accesses through a shared bus
    Almog, E
    Shachnai, H
    PERFORMANCE EVALUATION, 2001, 46 (2-3) : 193 - 218
  • [44] Secure memory accesses on Networks-on-Chip
    Fiorin, Leandro
    Palermo, Gianluca
    Lukovic, Slobodan
    Catalano, Valerio
    Silvano, Cristina
    IEEE TRANSACTIONS ON COMPUTERS, 2008, 57 (09) : 1216 - 1229
  • [45] Automatic Sublining for Efficient Sparse Memory Accesses
    Heirman, Wim
    Eyerman, Stijn
    Du Bois, Kristof
    Hur, Ibrahim
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2021, 18 (03)
  • [46] Efficient Hashing with Lookups in two Memory Accesses
    Panigrahy, Rina
    PROCEEDINGS OF THE SIXTEENTH ANNUAL ACM-SIAM SYMPOSIUM ON DISCRETE ALGORITHMS, 2005, : 830 - 839
  • [47] MEMFUZZ: Using Memory Accesses to Guide Fuzzing
    Coppik, Nicolas
    Schwahn, Oliver
    Suri, Neeraj
    2019 IEEE 12TH CONFERENCE ON SOFTWARE TESTING, VALIDATION AND VERIFICATION (ICST 2019), 2019, : 48 - 58
  • [48] Parallelizing irregular applications with the Vienna HPF+ compiler VFC
    Benkner, S
    Sanjari, K
    Sipkova, V
    Velkov, B
    HIGH-PERFORMANCE COMPUTING AND NETWORKING, 1998, 1401 : 816 - 827
  • [49] Memory coloring: A compiler approach for scratchpad memory management
    Li, L
    Gao, L
    Xue, JL
    PACT 2005: 14TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 2005, : 329 - 338
  • [50] HCMA: Supporting High Concurrency of Memory Accesses with Scratchpad Memory in FPGAs
    Zhao, Yangyang
    Liu, Yuhang
    Li, Wei
    Chen, Mingyu
    2019 IEEE INTERNATIONAL CONFERENCE ON NETWORKING, ARCHITECTURE AND STORAGE (NAS), 2019, : 33 - 40