Compiler analysis of irregular memory accesses

被引：12

作者：

Lin, Y ^{[1
]}

Padua, D ^{[1
]}

机构：

[1] Univ Illinois, Dept Comp Sci, Urbana, IL 61801 USA

来源：

ACM SIGPLAN NOTICES | 2000年 / 35卷 / 05期

关键词：

D O I：

10.1145/358438.349322

中图分类号：

TP31 [计算机软件];

学科分类号：

081202 ; 0835 ;

摘要：

Irregular array accesses are array accesses whose array subscripts do not have closed-form expressions in terms of loop indices. Traditional array analysis and loop transformation techniques cannot handle irregular array accesses. In this paper, we study two kinds of simple and common cases of irregular array accesses: single-indexed access and indirect array access. We present techniques to analyze these two cases at compile-time, and we provide experimental results showing the effectiveness of these techniques in finding more implicit loop parallelism at compile-time and improved speedups.

引用

页码：157 / 168

页数：12

共 50 条

[31] Compiler-controlled memory
Cooper, KD
Harvey, TJ
ACM SIGPLAN NOTICES, 1998, 33 (11) : 2 - 11
[32] MEMORY ACCESS COALESCING - A TECHNIQUE FOR ELIMINATING REDUNDANT MEMORY ACCESSES
DAVIDSON, JW
JINTURKAR, S
SIGPLAN NOTICES, 1994, 29 (06): : 186 - 195
[33] A compiler for multiple memory models
Midkiff, SP
Lee, J
Padua, DA
CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2004, 16 (2-3): : 197 - 220
[34] Validation of memory accesses through symbolic analyses
1600, Association for Computing Machinery, 2 Penn Plaza, Suite 701, New York, NY 10121-0701, United States (49):
[35] Parallel memory implementation for arbitrary stride accesses
Aho, Eero
Vanne, Jarno
Hamalainen, Timo D.
2006 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2006, : 1 - +
[36] A Unified Approach to Eliminate Memory Accesses Early
Islam, Mafijul Md.
Stenstrom, Per
PROCEEDINGS OF THE PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '11), 2011, : 55 - 64
[37] Validation of Memory Accesses Through Symbolic Analyses
Nazare, Henrique
Maffra, Izabela
Santos, Willer
Oliveira, Leonardo B.
Quintao Pereira, Fernando Magno
Gonnord, Laure
ACM SIGPLAN NOTICES, 2014, 49 (10) : 791 - 809
[38] FPGA SAR processor with window memory accesses
Dou, Yong
Zhou, Jie
Lei, Yuanwu
Zhou, Xingming
2007 IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, 2007, : 95 - 100
[39] Optimization of data accesses in reflective memory systems
Ryou, Myung Seon
Lee, Chang Won
Park, Ki Woung
Song, Seung-Whan
Choi, Changho
TENCON 2006 - 2006 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2006, : 1344 - +
[40] Parallel memory architecture for arbitrary stride accesses
Aho, Eero
Vanne, Jarno
Hamalainen, Timo D.
PROCEEDINGS OF THE 2006 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2006, : 65 - +

← 1 2 3 4 5 →