Compiler analysis of irregular memory accesses

被引:12
|
作者
Lin, Y [1 ]
Padua, D [1 ]
机构
[1] Univ Illinois, Dept Comp Sci, Urbana, IL 61801 USA
关键词
D O I
10.1145/358438.349322
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Irregular array accesses are array accesses whose array subscripts do not have closed-form expressions in terms of loop indices. Traditional array analysis and loop transformation techniques cannot handle irregular array accesses. In this paper, we study two kinds of simple and common cases of irregular array accesses: single-indexed access and indirect array access. We present techniques to analyze these two cases at compile-time, and we provide experimental results showing the effectiveness of these techniques in finding more implicit loop parallelism at compile-time and improved speedups.
引用
收藏
页码:157 / 168
页数:12
相关论文
共 50 条
  • [1] Analysis of irregular single-indexed array accesses and its applications in compiler optimizations
    Lin, Y
    Padua, D
    COMPILER CONSTRUCTION, PROCEEDINGS, 2000, 1781 : 202 - 218
  • [2] Exploring Irregular Memory Accesses on FPGAs
    Halstead, Robert J.
    Villarreal, Jason
    Najjar, Walid
    PROCEEDINGS OF THE FIRST WORKSHOP ON IRREGULAR APPLICATIONS: ARCHITECTURES AND ALGORITHM (IAAA'11), 2011, : 31 - 34
  • [3] Accelerating Deformable Convolution Networks with Dynamic and Irregular Memory Accesses
    Chu, Cheng
    Liu, Cheng
    Xu, Dawen
    Wang, Ying
    Luo, Tao
    Li, Huawei
    Li, Xiaowei
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2023, 28 (04)
  • [4] Software Pre-execution for Irregular Memory Accesses in the HBM Era
    Mehta, Sanyam
    Elsesser, Gary
    Greyzck, Terry
    CC'22: PROCEEDINGS OF THE 31ST ACM SIGPLAN INTERNATIONAL CONFERENCE ON COMPILER CONSTRUCTION, 2022, : 231 - 242
  • [5] Compiler and software distributed shared memory support for irregular applications
    Lu, HH
    Cox, AL
    Dwarkadas, S
    Rajamony, R
    Zwaenepoel, W
    ACM SIGPLAN NOTICES, 1997, 32 (07) : 48 - 56
  • [6] Compiler-directed management of instruction accesses
    Chen, G
    Chen, G
    Kadayif, I
    Zhang, W
    Kandemir, M
    Kolcu, I
    Sezer, U
    EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2003, : 459 - 462
  • [7] Harmonic-Summing Module of SKA on FPGA-Optimizing the Irregular Memory Accesses
    Wang, Haomiao
    Thiagaraj, Prabu
    Sinnen, Oliver
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (03) : 624 - 636
  • [8] DyCache: Dynamic Multi-Grain Cache Management for Irregular Memory Accesses on GPU
    Guo, Hui
    Huang, Libo
    Lu, Yashuai
    Ma, Sheng
    Wang, Zhiying
    IEEE ACCESS, 2018, 6 : 38881 - 38891
  • [9] Runtime characterisation of irregular accesses applied to parallelisation of irregular reductions
    Singh, David E.
    Martin, Maria J.
    Rivera, Francisco F.
    INTERNATIONAL JOURNAL OF COMPUTATIONAL SCIENCE AND ENGINEERING, 2005, 1 (01) : 1 - 14
  • [10] Irregular accesses reorder unit: improving GPGPU memory coalescing for graph-based workloads
    Albert Segura
    Jose Maria Arnau
    Antonio Gonzalez
    The Journal of Supercomputing, 2023, 79 : 762 - 787