HDL constructs in linear word-level decision diagram based specification

被引:0
|
作者
Wahid, K [1 ]
Lu, DC [1 ]
Rahman, C [1 ]
机构
[1] Univ Calgary, Dept Elect & Comp Engn, Calgary, AB, Canada
关键词
Experimental Study; Mechanical Engineer; System Theory; Memory Requirement; Intermediate Format;
D O I
10.1023/B:AURC.0000030903.92620.b1
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Linear Decision Diagrams (LDDs) are used in the paper as an intermediate format that allows us to quickly generate the circuit netlist from HDL (hardware description language), such as Verilog, or transform it to HDL description for further ASIC or FPGA synthesis and verification. The results of an extensive experimental study (on memory requirements, run time to convert LDD intermediate format to/from HDL, and verification via simulation) are reported here.
引用
收藏
页码:913 / 919
页数:7
相关论文
共 50 条
  • [1] HDL Constructs in Linear Word-Level Decision Diagram Based Specification
    K. Wahid
    D. C. Lu
    C. Rahman
    Automation and Remote Control, 2004, 65 : 913 - 919
  • [2] Minimization of Word-Level Decision Diagrams
    Drechsler, R
    Günther, W
    Höreth, S
    INTEGRATION-THE VLSI JOURNAL, 2002, 33 (1-2) : 39 - 70
  • [3] Grouping heuristics for word-level decision diagrams
    Drechsler, R
    Herbstritt, M
    Becker, B
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 411 - 414
  • [4] Grouping heuristics for word-level decision diagrams
    Drechsler, Rolf
    Herbstritt, Marc
    Becker, Bernd
    Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 1
  • [5] Word-level decision diagrams, WLCDs and division
    Scholl, C
    Becker, B
    Weis, TM
    1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1998, : 672 - 677
  • [6] Dynamic minimization of word-level decision diagrams
    Horeth, S
    Drechsler, R
    DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 612 - 617
  • [7] On the representational power of bit-level and word-level decision diagrams
    Becker, B
    Drechsler, R
    Enders, R
    PROCEEDINGS OF THE ASP-DAC '97 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1997, 1996, : 461 - 467
  • [8] How the Brain Dynamically Constructs Sentence-Level Meanings From Word-Level Features
    Aguirre-Celis, Nora
    Miikkulainen, Risto
    FRONTIERS IN ARTIFICIAL INTELLIGENCE, 2022, 5
  • [9] Controlling the memory during manipulation of word-level decision diagrams
    Kinder, S
    Fey, G
    Drechsler, R
    35TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2005, : 250 - 255
  • [10] Modeling Combinational Circuits Using Linear Word-level Structures
    D. V. Popel
    S. N. Yanushkevich
    Automation and Remote Control, 2004, 65 : 1018 - 1032