On the representational power of bit-level and word-level decision diagrams

被引:0
|
作者
Becker, B
Drechsler, R
Enders, R
机构
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Several types of Decision Diagrams (DDs) have have been proposed in the area of Computer Aided Design (CAD), among them being bit-level DDs like OBDDs, OFDDs and OKFDDs. While the aforementioned types of DDs are suitable for representing Boolean functions at the bit-level and have proved useful for a lot of applications in CAD, recently DDs to represent integer-valued functions, like MTBDDs (=ADDs), EVBDDs, FEVBDDs, (*)BMDs, HDDs (=KBMDs), and K*BMDs, attract more and more interest, e.g., using *BMDs it was for the first time possible to verify multipliers of bit length up to n = 256. In this paper we clarify the representational power of these DD classes. Several (inclusion) relations and (exponential) gaps between specific classes differing in the availability of additive and/or multiplicative edge weights and in the choice of decomposition types are shown. It turns out for example, that K(*)BMDs, a generalisation of OKFDDs to the word-level, also ''include'' OBDDs, MTBDDs and (*)BMDs. On the other hand, it is demonstrated that a restriction of the K(*)BMD concept to subclasses, such as OBDDs, MTBDDs, (*)BMDs as well, results in families of functions which lose their efficient representation.
引用
收藏
页码:461 / 467
页数:7
相关论文
共 50 条
  • [1] Word Rev: Finding Word-Level Structures in a Sea of Bit-Level Gates
    Li, Wenchao
    Gascon, Adria
    Subramanyan, Pramod
    Tan, Wei Yang
    Tiwari, Ashish
    Malik, Sharad
    Shankar, Natarajan
    Seshia, Sanjit A.
    2013 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), 2013, : 67 - 74
  • [2] Minimization of Word-Level Decision Diagrams
    Drechsler, R
    Günther, W
    Höreth, S
    INTEGRATION-THE VLSI JOURNAL, 2002, 33 (1-2) : 39 - 70
  • [3] Grouping heuristics for word-level decision diagrams
    Drechsler, R
    Herbstritt, M
    Becker, B
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 411 - 414
  • [4] Grouping heuristics for word-level decision diagrams
    Drechsler, Rolf
    Herbstritt, Marc
    Becker, Bernd
    Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 1
  • [5] Bit-level and word-level polynomial expressions for functions in Fibonacci interconnection topologies
    Stankovic, RS
    Stankovic, M
    Astola, J
    Egiazarian, K
    31ST INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2001, : 305 - 310
  • [6] Dynamic minimization of word-level decision diagrams
    Horeth, S
    Drechsler, R
    DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 612 - 617
  • [7] Word-level decision diagrams, WLCDs and division
    Scholl, C
    Becker, B
    Weis, TM
    1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1998, : 672 - 677
  • [8] Abstraction of word-level linear arithmetic functions from bit-level component descriptions
    Dasgupta, P
    Chakrabarti, PP
    Nandi, A
    Krishna, S
    DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 4 - 8
  • [9] Word-Level Equivalence Checking in Bit-Level Accuracy by Synthesizing Designs onto Identical Datapath
    Nishihara, Tasuku
    Matsumoto, Takeshi
    Fujita, Masahiro
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2009, E92D (05): : 972 - 984
  • [10] Accurate calculation of bit-level transition activity using word-level statistics and entropy function
    Kyriakis-Bitzaros, ED
    Nikolaidis, S
    Tatsaki, A
    1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1998, : 607 - 610