An Ultra-Low Voltage and Low-Energy Level Shifter in 28-nm UTBB-FDSOI

被引：9

作者：

Vatanjou, Ali Asghar ^{[1
]}

Ytterdal, Trond ^{[1
]}

Aunet, Snorre ^{[1
]}

机构：

[1] Norwegian Univ Sci & Technol, Dept Elect Syst, N-7491 Trondheim, Norway

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2019年 / 66卷 / 06期

关键词：

Level shifter; subthreshold; low-power; FDSOI; SUBTHRESHOLD; RANGE; CMOS;

D O I：

10.1109/TCSII.2018.2871637

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A low-power level shifter capable of up-converting sub-50 mV input voltages to 1 V has been implemented in a 28 nm FDSOI technology. Diode connected transistors and a single-NWELL layout strategy have been used along with poly and back-gate biasing techniques to achieve an adequate balance between the drive strength of the pull-up and pull-down networks. Measurements showed that the lowest input voltage levels, which could be upconverted by the 10 chip samples, varied from 39 mV to 52 mV. Half of the samples could upconvert from 39 mV to 1 V. The simulated energy consumption of the level shifter was 5.2 fJ for an up-conversion from 0.2 V to 1 V and 1 MHz operating frequency.

引用

页码：899 / 903

页数：5

共 50 条

[31] Design and Evaluation of a 28-nm FD-SOI STT-MRAM for Ultra-Low Power Microcontrollers
Patrigeon, Guillaume
Benoit, Pascal
Torres, Lionel
Senni, Sophiane
Prenat, Guillaume
Di Pendina, Gregory
IEEE ACCESS, 2019, 7 : 58085 - 58093
[32] 0.25V FDSOI CMOS technology for ultra-low voltage applications
Shang, HL
White, MH
Adams, DA
2002 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2002, : 37 - 38
[33] An Energy-Efficient Level Shifter for Ultra Low-Voltage Digital LSIs
You, Heng
Yuan, Jia
Tang, Weidi
Qiao, Shushan
Hei, Yong
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (12) : 3357 - 3361
[34] A Low-Power Low-Area Error-Detecting Latch for Resilient Architectures in 28-nm FDSOI
Tadros, Ramy N.
Hua, Weizhe
Moreira, Matheus T.
Calazans, Ney L. V.
Beerel, Peter A.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2016, 63 (09) : 858 - 862
[35] A 2.24-pJ/bit 2.5-Gb/s UWB receiver in 28-nm FDSOI CMOS for low-energy chip-to-chip communications
Gimeno, Cecilia
Flandre, Denis
Schramme, Maxime
Frenkel, Charlotte
Bol, David
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2020, 114 (114)
[36] 28nm FDSOI Technology Sub-0.6V SRAM Vmin Assessment for Ultra Low Voltage Applications
Ranica, R.
Planes, N.
Huard, V.
Weber, O.
Noblet, D.
Croain, D.
Giner, F.
Naudet, S.
Mergault, P.
Ibars, S.
Villaret, A.
Parra, M.
Haendler, S.
Quoirin, M.
Cacho, F.
Julien, C.
Terrier, F.
Ciampolini, L.
Turgis, D.
Lecocq, C.
Arnaud, F.
2016 IEEE SYMPOSIUM ON VLSI CIRCUITS (VLSI-CIRCUITS), 2016,
[37] Low voltage logic circuits exploiting gate level dynamic body biasing in 28 nm UTBB FD-SOI
Taco, Ramiro
Levi, Itamar
Lanuzza, Marco
Fish, Alexander
SOLID-STATE ELECTRONICS, 2016, 117 : 185 - 192
[38] The low threshold-voltage shift with temperature and small subthreshold-slope in 28 nm UTBB FDSOI for 300 °C high-temperature application
Zhao, S. S.
Gao, L. C.
Li, X. J.
Zhang, H. Y.
Ni, T.
Wang, J. J.
Gao, J. T.
Bu, J. H.
Li, D. L.
Yan, W. W.
Zeng, C. B.
Wang, Z. J.
Zhao, F. Z.
Luo, J. J.
Han, Z. S.
JOURNAL OF PHYSICS D-APPLIED PHYSICS, 2022, 55 (22)
[39] New design of an ultra low power CDR architecture using FDSOI 28 nm technology
Mao, Yuqing
Charlon, Yoann
Leduc, Yves
Jacquemod, Gilles
2023 21ST IEEE INTERREGIONAL NEWCAS CONFERENCE, NEWCAS, 2023,
[40] A Tunable Ultra Low Power Inductorless Low Noise Amplifier Exploiting Body Biasing of 28 nm FDSOI Technology
Zaini, Jennifer
Hameau, Frederic
Taris, Thierry
Morche, Dominique
Audebert, Patrick
Mercier, Eric
2017 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2017,

← 1 2 3 4 5 →