An Ultra-Low Voltage and Low-Energy Level Shifter in 28-nm UTBB-FDSOI

被引：9

作者：

Vatanjou, Ali Asghar ^{[1
]}

Ytterdal, Trond ^{[1
]}

Aunet, Snorre ^{[1
]}

机构：

[1] Norwegian Univ Sci & Technol, Dept Elect Syst, N-7491 Trondheim, Norway

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2019年 / 66卷 / 06期

关键词：

Level shifter; subthreshold; low-power; FDSOI; SUBTHRESHOLD; RANGE; CMOS;

D O I：

10.1109/TCSII.2018.2871637

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A low-power level shifter capable of up-converting sub-50 mV input voltages to 1 V has been implemented in a 28 nm FDSOI technology. Diode connected transistors and a single-NWELL layout strategy have been used along with poly and back-gate biasing techniques to achieve an adequate balance between the drive strength of the pull-up and pull-down networks. Measurements showed that the lowest input voltage levels, which could be upconverted by the 10 chip samples, varied from 39 mV to 52 mV. Half of the samples could upconvert from 39 mV to 1 V. The simulated energy consumption of the level shifter was 5.2 fJ for an up-conversion from 0.2 V to 1 V and 1 MHz operating frequency.

引用

页码：899 / 903

页数：5

共 50 条

[21] FDSOI versus BULK CMOS at 28 nm node Which Technology for Ultra-Low Power Design?
Makipaa, Jani
Billoint, Olivier
2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 554 - 557
[22] Level Shifter Architecture for Dynamically Biasing Ultra-Low Voltage Subcircuits of Integrated Systems
Jadue, A. R. Iga
Bastos, R. Possamai
Leite, T. Ferreira de Paiva
Rolloff, O. A.
Diallo, M.
Fesquet, L.
2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
[23] 28 nm UTBB-FDSOI Energy Efficient and Variation Tolerant Custom Digital-Cell Library with Application to a Subthreshold MAC Block
Vatanjou, Ali Asghar
Ytterdal, Trond
Aunet, Snorre
PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (MIXDES 2016), 2016, : 105 - 110
[24] The Effect of Energy Loss Straggling on SEUs Induced by Low-Energy Protons in 28 nm FDSOI SRAMs
Zhang, Lujie
Xu, Jingyan
Chi, Yaqing
Guo, Yang
APPLIED SCIENCES-BASEL, 2019, 9 (17):
[25] Ultra-Low Voltage Silicon Photonic MEMS Phase Shifter
Deenadayalan, Venkatesh
Fanto, Michael
van Niekerk, Matthew
Preble, Stefan
2020 IEEE PHOTONICS CONFERENCE (IPC), 2020,
[26] A Bluetooth Low Energy DCO in 28nm FDSOI
Panetas-Felouris, Orfeas
Vlassis, Spyridon
Souliotis, George
Panagiotopoulos, Vasileios
2020 43RD INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS AND SIGNAL PROCESSING (TSP), 2020, : 321 - 324
[27] An Area and Energy Efficient Ultra-Low Voltage Level Shifter With Pass Transistor and Reduced-Swing Output Buffer in 65-nm CMOS
Van Loi Le
Kim, Tony Tae-Hyoung
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018, 65 (05) : 607 - 611
[28] Design and Performance Parameters of an Ultra-Low Voltage, Single Supply 32bit Processor implemented in 28nm FDSOI Technology
Clerc, S.
Abouzeid, F.
Patel, D. A.
Daveau, J-M.
Bottoni, C.
Ciampolini, L.
Giner, F.
Meyer, D.
Wilson, R.
Roche, P.
Naudet, S.
Virazel, A.
Bosio, A.
Girard, P.
PROCEEDINGS OF THE SIXTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2015), 2015, : 361 - 365
[29] An Ultra-Low Leakage and Wide-Range Voltage Level Shifter for Low-Power Digital CMOS VLSIs
Yuan, Ang
Zhao, Huidong
Wang, Xiao
Li, Zhi
Qiao, Shushan
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (03) : 1406 - 1410
[30] Towards Ultra-Low-Voltage Wideband Noise-Cancelling LNAs in 28nm FDSOI
de Streel, Guerric
Flandre, Denis
Dehollain, Catherine
Bol, David
2015 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2015,

← 1 2 3 4 5 →