A Method of Fabricating Bump-Less Interconnects Applicable to Wafer-Scale Flip-Chip Bonding

被引:0
|
作者
Yamaji, Yasuhiro [1 ]
Yokoshima, Tokihiko [1 ]
Igawa, Noboru [1 ]
Kikuchi, Katsuya [1 ]
Nakagawa, Hiroshi [1 ]
Aoyagi, Masahiro [1 ]
机构
[1] Natl Inst Adv Ind Sci & Technol, High Dens Interconnect Grp, Nanoelect Res Inst, Tsukuba, Ibaraki 3058568, Japan
关键词
D O I
10.1109/EPTC.2008.4763508
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
A chemical flip-chip bonding method by electroless plating process has been developed. This method positively utilizes so-called "bridge" phenomenon between metal pads in electroless Ni-B plating, and enables bump-less interconnect without loading and/or heating at lower temperature (60 degrees C). The interconnect behavior was examined using test chips and substrates with various pad-to-pad configurations. The result confirmed that effective pad width and a ratio of pad pitch to pad width determine the completeness of the interconnection under the condition that distance between facing pads arc Sufficiently close. A potential of improved method was also demonstrated for fabricating finer pitch flip-chip interconnect with a minimum pad-pitch of 20 mu m.
引用
收藏
页码:657 / 662
页数:6
相关论文
共 50 条
  • [31] Flip-chip bonding of MEMS scanner for laser display using electroplated AuSn solder bump
    Chu, Kun-Mo
    Choi, Won-Kyoung
    Ko, Young-Chul
    Lee, Jin-Ho
    Park, Hyo-Hoon
    Jeon, Duk Young
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2007, 30 (01): : 27 - 33
  • [32] Newly developed flip-chip bonding technology for high-density interconnects in semiconductor package
    Yokoshima, Tokihiko
    Imura, Fumito
    Aoyagi, Masahiro
    Journal of Japan Institute of Electronics Packaging, 2009, 12 (07) : 606 - 615
  • [33] CHARACTERIZATION AND LUMPED CIRCUIT MODEL OF ULTRA-WIDEBAND FLIP-CHIP TRANSITIONS (DC-110 GHz) FOR WAFER-SCALE PACKAGING
    Cho, Young Seek
    Drayton, Rhonda Franklin
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2009, 51 (05) : 1281 - 1285
  • [34] SOLDER BUMP HEIGHT DEPENDENCE OF JOSEPHSON CHIP-TO-CARD INTERCONNECTION INDUCTANCE USING FLIP-CHIP BONDING TECHNIQUE
    TEMMYO, J
    AOKI, K
    YOSHIKIYO, H
    TSURUMI, S
    TAKEUCHI, Y
    JOURNAL OF APPLIED PHYSICS, 1983, 54 (09) : 5282 - 5286
  • [35] Pb/In solder bump formation for a flip-chip bonding technique at high speed optical communication devices
    Han, H
    Chung, H
    Park, S
    Joe, Y
    Park, S
    Joo, G
    Hwang, N
    Lee, HT
    Kang, S
    Song, MK
    APCCAS '96 - IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS '96, 1996, : 421 - 424
  • [36] Advanced Bonding Process based on Intense Pulsed Light Irradiation for Solder Bump in Flip-Chip Package
    Ryu, Seong-Ung
    Park, Jong-Whi
    Ju, Young-Min
    Kim, Hak-Sung
    PROCEEDINGS OF THE IEEE 74TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC 2024, 2024, : 2218 - 2222
  • [37] A flip-chip AlGaInP LED with GaN/sapphire transparent substrate fabricated by direct wafer bonding
    Liang Ting
    Guo Xia
    Guan Bao-Lu
    Guo Jing
    Gu Xiao-Ling
    Lin Qiao-Ming
    Shen Guang-Di
    CHINESE PHYSICS LETTERS, 2007, 24 (04) : 1110 - 1113
  • [38] Effect of Atmospheric Pressure Plasma Treatment on Transverse Ultrasonic Bonding of Gold Flip-Chip Bump on Glass Substrate
    Koo, Ja-Myeong
    Jo, Jung-Lae
    Lee, Jong-Bum
    Kim, Yu-Na
    Kim, Jong-Woong
    Noh, Bo-In
    Moon, Jeong-Hoon
    Kim, Dae-Up
    Jung, Seung-Boo
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2008, 47 (05) : 4309 - 4313
  • [39] Characteristics of indium bump for flip-chip bonding used in polymeric-waveguide-integrated optical interconnection systems
    Chu, KM
    Lee, JS
    Cho, HS
    Rho, BS
    Park, HH
    Jeon, DY
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2004, 43 (8B): : 5922 - 5927
  • [40] Reliability testing and stress strain estimations of flip-chip joints made by stud-bump-bonding technique
    Lenkkeri, J
    Vahakangas, J
    3RD INTERNATIONAL CONFERENCE ON ADHESIVE JOINING AND COATING TECHNOLOGY IN ELECTRONICS MANUFACTURING 1998, PROCEEDINGS, 1998, : 305 - 311