A Method of Fabricating Bump-Less Interconnects Applicable to Wafer-Scale Flip-Chip Bonding

被引:0
|
作者
Yamaji, Yasuhiro [1 ]
Yokoshima, Tokihiko [1 ]
Igawa, Noboru [1 ]
Kikuchi, Katsuya [1 ]
Nakagawa, Hiroshi [1 ]
Aoyagi, Masahiro [1 ]
机构
[1] Natl Inst Adv Ind Sci & Technol, High Dens Interconnect Grp, Nanoelect Res Inst, Tsukuba, Ibaraki 3058568, Japan
关键词
D O I
10.1109/EPTC.2008.4763508
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
A chemical flip-chip bonding method by electroless plating process has been developed. This method positively utilizes so-called "bridge" phenomenon between metal pads in electroless Ni-B plating, and enables bump-less interconnect without loading and/or heating at lower temperature (60 degrees C). The interconnect behavior was examined using test chips and substrates with various pad-to-pad configurations. The result confirmed that effective pad width and a ratio of pad pitch to pad width determine the completeness of the interconnection under the condition that distance between facing pads arc Sufficiently close. A potential of improved method was also demonstrated for fabricating finer pitch flip-chip interconnect with a minimum pad-pitch of 20 mu m.
引用
收藏
页码:657 / 662
页数:6
相关论文
共 50 条
  • [21] Simple method for flip-chip bonding on a resin substrate
    Matsuda, K
    Fujiyama, I
    Chigawa, Y
    1997 INTERNATIONAL CONFERENCE ON MULTICHIP MODULES - PROCEEDINGS, 1997, : 92 - 97
  • [22] Chemical flip-chip bonding method for fabricating 10-μm-pad-pitch interconnect
    Yamaji, Yasuhiro
    Yokoshima, Tokihiko
    Kikuchi, Katsuya
    Nakagawa, Hiroshi
    Aoyagi, Masahiro
    IEICE ELECTRONICS EXPRESS, 2008, 5 (18): : 732 - 737
  • [23] A Method of "Chemical Flip-Chip Bonding" Without Loading and Heating for Ultra-fine Chip-to-Substrate Interconnects
    Yokoshima, Tokihiko
    Yamaji, Yasuhiro
    Kikuchi, Katsuya
    Nakagawa, Hiroshi
    Aoyagi, Masahiro
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 80 - 86
  • [24] Experimental Study of Thermosonic Gold Bump Flip-Chip Bonding With a Smooth End Tool
    Wang, Fuliang
    Han, Lei
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2013, 3 (06): : 930 - 934
  • [25] The Bonding Forming Simulation and Reliability Research of the Flip-Chip Stacked Gold Stud Bump
    Huang, Chunyue
    Tang, Wenliang
    Zhang, Long
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2017, 7 (01): : 153 - 161
  • [26] Review of Short-Wavelength Infrared Flip-Chip Bump Bonding Process Technology
    Du, Junhao
    Zhao, Xuewei
    Su, Jiale
    Li, Ben
    Duan, Xiangliang
    Dong, Tianyu
    Lin, Hongxiao
    Ren, Yuhui
    Miao, Yuanhao
    Radamson, Henry H.
    SENSORS, 2025, 25 (01)
  • [27] Fabrication and Characterization of Bump-less Cu-Cu Bonding By Wafer-On-Wafer Stacking For 3D IC
    Peng, L.
    Li, H. Y.
    Lim, D. F.
    Lo, G. Q.
    Kwong, D. L.
    Tan, C. S.
    2010 12TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2010, : 787 - 790
  • [28] Development of Cost-effective Wafer Level Process for 3D-Integration with Bump-less TSV Interconnects
    Fujimoto, K.
    Maeda, N.
    Kitada, H.
    Kim, Y. S.
    Kodama, S.
    Nakamura, T.
    Suzuki, K.
    Ohba, T.
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 537 - 540
  • [29] A millimeter-wave flip-chip IC using micro-bump bonding technology
    Sakai, H
    Ota, Y
    Inoue, K
    Yanagihara, M
    Matsuno, T
    Tanabe, M
    Yoshida, T
    Ikeda, Y
    Fujita, S
    Takahashi, K
    Sagawa, M
    1996 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 1996, 39 : 408 - 409
  • [30] Flip-chip bonding on PCB with electroless Ni-P and stencil printed solder bump
    Cho, MK
    Kang, SY
    Kwon, YH
    Jang, DH
    Kim, NS
    SMTA INTERNATIONAL PROCEEDINGS OF THE TECHNICAL PROGRAM, 1999, : 159 - 164