Area-minimal algorithm for LUT-Based FPGA technology mapping with duplication-free restriction

被引：0

作者：

Kao, CC ^{[1
]}

Lai, YT ^{[1
]}

机构：

[1] Natl Pingtung Inst Commerce, Dept Informat Technol, Pingtung, Taiwan

来源：

ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE | 2004年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Minimum area is one of the important objectives in technology mapping for lookup table-based FPGAs. It has been proven that the problem is NP-complete. This paper presents a polynomial time algorithm which can run in O(n(3)) time to generate an efficient solution where n is the total number of gates in the circuit. The proposed algorithm partitions the graph representing the given circuit into subgraphs such that the solution can be obtained by merging the subgraph solutions. The greedy technique is then used to find the solution for each subgraph. It is shown that except for some cases the greedy method can find an optimal solution of a given problem. We have tested our algorithm on a set of benchmark examples. The experimental results demonstrate the effectiveness of our algorithm.

引用

页码：719 / 724

页数：6

共 50 条

[31] A routability driven technology mapping algorithm for LUT based FPGA designs
Kao, CC
Lai, YT
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2001, E84A (11) : 2690 - 2696
[32] Power-aware technology mapping for LUT-Based FPGAs
Anderson, JH
Najm, FN
2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2002, : 211 - 218
[33] PERFORMANCE-ORIENTED TECHNOLOGY MAPPING FOR LUT-BASED FPGAS
SHIN, H
KIM, C
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1995, 3 (02) : 323 - 327
[34] Area recovery under depth constraint by cut substitution for technology mapping for LUT-based FPGAs
Takata, Taiga
Matsunaga, Yusuke
2008 ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 50 - +
[35] TDD: A technology dependent decomposition algorithm for LUT-based FPGAs
Farrahi, AH
Sarrafzadeh, M
TENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1997, : 206 - 209
[36] Routability and performance driven technology mapping algorithm for LUT based FPGA designs
Kao, Chi-Chou
Lai, Yen-Tai
Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 1
[37] Low power technology mapping for LUT based FPGA - A genetic algorithm approach
Pandey, R
Chattopadhyay, S
16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2003, : 79 - 84
[38] A routability and performance driven technology mapping algorithm for LUT based FPGA designs
Kao, CC
Lai, YT
ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 474 - 477
[39] An efficient algorithm for finding the minimal-area FPGA technology mapping
Kao, CC
Lai, YT
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2005, 10 (01) : 168 - 186
[40] Mapping for Better Than Worst-Case Delays In LUT-Based FPGA Designs
Cong, Jason
Minkovich, Kirill
FPGA 2008: SIXTEENTH ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, 2008, : 56 - 64

← 1 2 3 4 5 →