RIE dynamics for extreme wafer thinning applications

被引:13
|
作者
Rassoul, Nouredine [1 ]
Jourdain, Anne [1 ]
Tutunjyan, Nina [1 ]
De Vos, Joeri [1 ]
Sardo, Stefano [1 ]
Inoue, Fumihiro [1 ]
Piumi, Daniele [1 ]
Beyer, Gerald [1 ]
Miller, Andy [1 ]
Beyne, Eric [1 ]
Walsby, Edward [2 ]
Patel, Jash [2 ]
Ansel, Oliver [2 ]
Ashraf, Huma [2 ]
Hopkins, Janet [2 ]
Thomas, Dave [2 ]
机构
[1] IMEC VZW, Kapeldreef 75, B-3001 Leuven, Belgium
[2] SPTS Technol, Ringland Way, Newport NP18 2TA, Shrops, England
关键词
3D system on chip (3D SOC); Wafer to wafer (W2W) bonding; Wafer thinning; Reactive ion etching (RIE); End point detection (EPD); Through silicon vias (TSV) last;
D O I
10.1016/j.mee.2018.02.001
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Over the past few years, extreme wafer thinning has acquired more interest due to its importance in 3D stacked system architecture. This technique facilitates multi-wafer stacking for via last advanced packaging. From a cost and wafer integrity point of view, it has been demonstrated that the best process flow combines grinding with fast Si removal using Reactive Ion Etching (RIE). For this integration scheme, final thickness, and global flatness are key for subsequent steps. The wafer thinning performances are driven by several steps and can lead to lot, wafer to wafer and within wafer variations especially at the extreme edge. The first part of this study is to demonstrate stable wafer thinning with good control of the remaining Si (up to 5 pm) during the RIE process. This uses an innovative in-situ endpoint system (Near Infra-Red reflectometry) where the Si thickness is monitored whilst etching. The second part will focus on adjustment of the etch profile to compensate for incoming non-uniformity. This has been investigated from three different perspectives: Hardware modification where the ceramic ring surrounding the wafer is modified, process modification to change the etch front through changing the gas flow and plasma shape and changing the edge trim to introduce additional loading at the edge. (C) 2018 Elsevier B.V. All rights reserved.
引用
收藏
页码:30 / 37
页数:8
相关论文
共 50 条
  • [21] Ultra thinning of wafer for embedded module
    Sheng, Vincent Lee Wen
    Khan, Navas
    Kripesh, D.
    Seung, Yoon
    EPTC 2006: 8TH ELECTRONIC PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2006, : 837 - 842
  • [22] Ultra-Thinning of 20 nm-Node DRAMs down to 3μm for Wafer-on-Wafer (WOW) Applications
    Chen, Zhiwen
    Araki, Naoko
    Kim, Youngsuk
    Fukuda, Tadashi
    Sakui, Koji
    Nakamura, Tomoji
    Kobayashi, Tatsuji
    Obara, Takashi
    Ohba, Takayuki
    IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 1131 - 1137
  • [23] Wafer thinning solution for wafer-level-capped MEMS devices
    Lacsamana, E. S.
    Mena, M. G.
    Navarro, R. M.
    Kuan, N.
    Spooner, T. R.
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 1118 - +
  • [24] Wafer thinning for high-density, through-wafer interconnects
    Wang, L
    Visser, CCG
    de Boer, C
    Laros, BM
    van der Vlist, W
    Groeneweg, J
    Craciun, G
    Sarro, PM
    MICROMACHINING AND MICROFABRICATION PROCESS TECHNOLOGY VIII, 2003, 4979 : 532 - 539
  • [25] Improving The Wafer Thinning Flow Robustness For 2.5D & 3D Applications
    Jedidi, Nader
    Kennes, Koen
    Phommahaxay, Alain
    Guerrero, Alice
    Beyer, Gerald
    Beyne, Eric
    2024 IEEE 10TH ELECTRONICS SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE, ESTC 2024, 2024,
  • [26] A Robust Wafer Thinning down to 2.6-μm for Bumpless Interconnects and DRAM WOW Applications
    Kim, Y. S.
    Kodama, S.
    Mizushima, Y.
    Nakamura, T.
    Maeda, N.
    Fujimoto, K.
    Kawai, A.
    Arai, K.
    Ohba, T.
    2015 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2015,
  • [27] SINGLE WAFER HIGH-RATE RIE EMPLOYING MAGNETRON DISCHARGE
    SCHULTHEIS, S
    SOLID STATE TECHNOLOGY, 1985, 28 (04) : 233 - 236
  • [28] An Experimental Investigation on Silicon Wafer Thinning Process
    Lin, Chuan-Chieh
    Young, Hong-Tsu
    Zhan, Jing-Pou
    JOURNAL OF THE CHINESE SOCIETY OF MECHANICAL ENGINEERS, 2008, 29 (05): : 405 - 412
  • [29] Study on Lithium niobate wafer bonding and thinning
    Yang, Yuhua
    Yang, Xujun
    Liu, Gang
    Kai, Wang
    Lei, Cheng
    EQUIPMENT MANUFACTURING TECHNOLOGY, 2012, 422 : 383 - +
  • [30] An experimental investigation on silicon wafer thinning process
    Lin, Chuan-Chieh
    Young, Hong-Tsu
    Zhan, Jing-Pou
    Journal of the Chinese Society of Mechanical Engineers, Transactions of the Chinese Institute of Engineers, Series C/Chung-Kuo Chi Hsueh Kung Ch'eng Hsuebo Pao, 2008, 29 (05): : 405 - 412