An experimental investigation on silicon wafer thinning process

被引：0
|
作者：
Lin, Chuan-Chieh [1 ]
Young, Hong-Tsu [1 ]
Zhan, Jing-Pou [1 ]
机构：
[1] Department of Mechanical Engineering, National Taiwan University, Taipei 106, Taiwan
来源：
Journal of the Chinese Society of Mechanical Engineers, Transactions of the Chinese Institute of Engineers, Series C/Chung-Kuo Chi Hsueh Kung Ch'eng Hsuebo Pao | 2008年 / 29卷 / 05期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
5
引用
收藏
页码：405 / 412
相关论文
共 50 条
  • [1] An Experimental Investigation on Silicon Wafer Thinning Process
    Lin, Chuan-Chieh
    Young, Hong-Tsu
    Zhan, Jing-Pou
    JOURNAL OF THE CHINESE SOCIETY OF MECHANICAL ENGINEERS, 2008, 29 (05): : 405 - 412
  • [2] Integrated Process for Silicon Wafer Thinning
    Zhou, Shengjun
    Liu, Chuan
    Wang, Xuefang
    Luo, Xiaobing
    Liu, Sheng
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 1811 - 1814
  • [3] Experimental investigation of bare silicon wafer warp
    Draney, NR
    Liu, JJ
    Jiang, T
    2004 IEEE WORKSHOP ON MICROELECTRONIC AND ELECTRON DEVICES, 2004, : 120 - 123
  • [4] Wet-Chemical Silicon Wafer Thinning Process for High Chip Strength
    Yoshikawa, Kazuhiro
    Miyazaki, Takumi
    Watanabe, Naoya
    Aoyagi, Masahiro
    SILICON COMPATIBLE MATERIALS, PROCESSES, AND TECHNOLOGIES FOR ADVANCED INTEGRATED CIRCUITS AND EMERGING APPLICATIONS 2, 2012, 45 (06): : 141 - 150
  • [5] SILICON WAFER THINNING PROCESS BY DRY ETCHING WITH LOW ROUGHNESS AND HIGH UNIFORMITY
    Dong, Zihan
    Yuan, Renzhi
    Lin, Yuanwei
    2020 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2020 (CSTIC 2020), 2020,
  • [6] A WAFER-SCALE THINNING PROCESS FOR HIGH-PERFORMANCE SILICON DEVICES
    HUANG, CM
    KOSICKI, BB
    BURKE, BE
    ANDERSON, AC
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1988, 135 (08) : C377 - C377
  • [7] Experimental research on step cut process of silicon wafer
    Yin, Shao-Hui
    Yang, Hong-Liang
    Chen, Feng-Jun
    Geng, Jun-Xiao
    Zhang, Jun-Jie
    Surface Technology, 2018, 47 (07): : 1 - 7
  • [8] Surface Stress Evolution in Through Silicon Via Wafer During a Backside Thinning Process
    Jiang, Bocheng
    Chen, Yan
    Fang, Alex
    Liu, Bingtong
    Liu, Yuhong
    Liang, Hong
    Lu, Xinchun
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2019, 32 (04) : 589 - 595
  • [9] Experimental Investigation for Generation of Micro-Holes on Silicon Wafer Using Electrochemical Discharge Machining Process
    Singh, Manpreet
    Singh, Sarbjit
    Kumar, Sanjeev
    SILICON, 2020, 12 (07) : 1683 - 1689
  • [10] Experimental Investigation for Generation of Micro-Holes on Silicon Wafer Using Electrochemical Discharge Machining Process
    Manpreet Singh
    Sarbjit Singh
    Sanjeev Kumar
    Silicon, 2020, 12 : 1683 - 1689
12345