An experimental investigation on silicon wafer thinning process

被引：0
|
作者：
Lin, Chuan-Chieh [1 ]
Young, Hong-Tsu [1 ]
Zhan, Jing-Pou [1 ]
机构：
[1] Department of Mechanical Engineering, National Taiwan University, Taipei 106, Taiwan
来源：
Journal of the Chinese Society of Mechanical Engineers, Transactions of the Chinese Institute of Engineers, Series C/Chung-Kuo Chi Hsueh Kung Ch'eng Hsuebo Pao | 2008年 / 29卷 / 05期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
5
引用
收藏
页码：405 / 412
相关论文
共 50 条
  • [31] Modeling and experimental investigation of monocrystalline silicon wafer cut by diamond wire saw
    Wang, Yan
    Huang, Shengju
    Qian, Zhaofeng
    Su, Jinhuan
    Du, Lin
    ENGINEERING FRACTURE MECHANICS, 2023, 278
  • [32] Slurry Free Lapping of Silicon Wafer for the Application of Thinning of Wafer Backside during TSV and Packaging
    Moon, Deog-Ju
    Yerriboina, Nagendra Prasad
    Cho, Si-Hyeong
    Park, Sung-Ho
    Seo, Young-Gil
    Park, Jin-Goo
    2015 INTERNATIONAL CONFERENCE ON PLANARIZATION/CMP TECHNOLOGY (ICPT), 2015,
  • [33] Overview and Emerging Challenges in Wafer Thinning Process for Handheld Applications
    Ganesh, V. P.
    Lee, Charles
    IEMT 2006: 31ST INTERNATIONAL CONFERENCE ON ELECTRONICS MANUFACTURING AND TECHNOLOGY, 2006, : 20 - 26
  • [34] Numerical and experimental evaluations on new direct growth process of polycrystalline silicon wafer from liquid silicon
    Jang, BoYun
    Shin, SeungWon
    Lee, JinSeok
    Kim, JoonSoo
    JOURNAL OF CRYSTAL GROWTH, 2014, 394 : 145 - 152
  • [35] Experimental investigations of silicon wafer grinding
    Department of Industrial and Manufacturing Systems Engineering, Kansas State University, Manhattan, KS 66506, United States
    不详
    Key Eng Mat, 2007, (361-366):
  • [36] Ionic contamination of the silicon wafer from wafer cleaning process
    Omoregie, HO
    Buffat, SJ
    Sinha, D
    CLEANING TECHNOLOGY IN SEMICONDUCTOR DEVICE MANUFACTURING VII, PROCEEDINGS, 2002, 2002 (26): : 135 - 143
  • [37] Investigation on temperature non-uniformity within silicon wafer in rapid thermal process
    Wang, A. (wangaihua1976@yahoo.com.cn), 1600, Huazhong University of Science and Technology (41):
  • [38] A Highly Reliable DRAM 3-D Wafer Thinning Process
    Ditali, Akram
    Black, Bill
    Ma, Manny
    Ball, Mike
    Wei, Guohua
    Brand, J. Michael
    2015 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2015,
  • [39] Wafer Backside Thinning Process Integrated With Post-Thinning Clean and TSV Exposure Recess Etch
    Zhao, M.
    Hayakawa, S.
    Nishida, Y.
    Jourdain, A.
    Tabuchi, T.
    Leunissen, L. H. A.
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2012 (CSTIC 2012), 2012, 44 (01): : 865 - 870
  • [40] A Precise Wafer Thinning Integration Process for nano-TSV Formation
    Tseng, Ya-Ching
    Goh, Simon Chun Kiat
    Darshini, Senthilkumar
    Venkataraman, Nandini
    Sundaram, Arvind
    Khang, Tew Chin
    Ok, Yoo Jae
    Chui, King-Jien
    2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC, 2023, : 1170 - 1174
12345