RIE dynamics for extreme wafer thinning applications

被引:13
|
作者
Rassoul, Nouredine [1 ]
Jourdain, Anne [1 ]
Tutunjyan, Nina [1 ]
De Vos, Joeri [1 ]
Sardo, Stefano [1 ]
Inoue, Fumihiro [1 ]
Piumi, Daniele [1 ]
Beyer, Gerald [1 ]
Miller, Andy [1 ]
Beyne, Eric [1 ]
Walsby, Edward [2 ]
Patel, Jash [2 ]
Ansel, Oliver [2 ]
Ashraf, Huma [2 ]
Hopkins, Janet [2 ]
Thomas, Dave [2 ]
机构
[1] IMEC VZW, Kapeldreef 75, B-3001 Leuven, Belgium
[2] SPTS Technol, Ringland Way, Newport NP18 2TA, Shrops, England
关键词
3D system on chip (3D SOC); Wafer to wafer (W2W) bonding; Wafer thinning; Reactive ion etching (RIE); End point detection (EPD); Through silicon vias (TSV) last;
D O I
10.1016/j.mee.2018.02.001
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Over the past few years, extreme wafer thinning has acquired more interest due to its importance in 3D stacked system architecture. This technique facilitates multi-wafer stacking for via last advanced packaging. From a cost and wafer integrity point of view, it has been demonstrated that the best process flow combines grinding with fast Si removal using Reactive Ion Etching (RIE). For this integration scheme, final thickness, and global flatness are key for subsequent steps. The wafer thinning performances are driven by several steps and can lead to lot, wafer to wafer and within wafer variations especially at the extreme edge. The first part of this study is to demonstrate stable wafer thinning with good control of the remaining Si (up to 5 pm) during the RIE process. This uses an innovative in-situ endpoint system (Near Infra-Red reflectometry) where the Si thickness is monitored whilst etching. The second part will focus on adjustment of the etch profile to compensate for incoming non-uniformity. This has been investigated from three different perspectives: Hardware modification where the ceramic ring surrounding the wafer is modified, process modification to change the etch front through changing the gas flow and plasma shape and changing the edge trim to introduce additional loading at the edge. (C) 2018 Elsevier B.V. All rights reserved.
引用
收藏
页码:30 / 37
页数:8
相关论文
共 50 条
  • [1] Optimization of Wafer-level TTV Using RIE Applied for the Extreme Wafer Thinning
    Li, Jinzhu
    Liu, Ziyu
    Wang, Wenchao
    Wang, Yang
    Chen, Lin
    Sun, Qingqing
    2023 24TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2023,
  • [2] Extreme Wafer Thinning Optimization for Via-Last Applications
    Jourdain, Anne
    De Vos, Joeri
    Inoue, Fumihiro
    Rebibis, Kenneth
    Miller, Andy
    Beyer, Gerald
    Beyne, Eric
    Walsby, Edward
    Patel, Jash
    Ansell, Oliver
    Hopkins, Janet
    Ashraf, Huma
    Thomas, Dave
    2016 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2016,
  • [3] Characterization of Extreme Si Thinning Process for Wafer-to-Wafer Stacking
    Inoue, Fumihiro
    Jourdain, Anne
    De Vos, Joeri
    Sleeckx, Erik
    Beyne, Eric
    Pate, Jash
    Anse, Oliver
    Ashraf, Huma
    Hopkins, Janet
    Thomas, Dave
    Uedono, Akira
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 2095 - 2102
  • [4] Extreme Thinning of Si Wafers for Via-Last and Multi-wafer Stacking Applications
    Jourdain, Anne
    De Vos, Joeri
    Rassoul, Nouredine
    Zahedmanesh, Houman
    Miller, Andy
    Beyer, Gerald
    Beyne, Eric
    Walsby, Edward
    Patel, Jash
    Ansell, Oliver
    Ashraf, Huma
    Thomas, Dave
    Li, Shifang
    Chang, Timothy
    Hiebert, Stephen
    Stoerring, Moritz
    Cross, Andrew
    2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 1529 - 1536
  • [5] In-Line Metrology for Characterization and Control of Extreme Wafer Thinning of Bonded Wafers
    Liebens, M.
    Jourdain, A.
    De Vos, J.
    Vandeweyer, T.
    Miller, A.
    Beyne, E.
    Li, S.
    Bast, G.
    Stoerring, M.
    Hiebert, S.
    Cross, A.
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2019, 32 (01) : 54 - 61
  • [6] In-line metrology for characterization and control of extreme wafer thinning of bonded wafers
    Liebens, M.
    Jourdain, A.
    De Vos, J.
    Vandeweyer, T.
    Miller, A.
    Beyne, E.
    Li, S.
    Bast, G.
    Stoerring, M.
    Hiebert, S.
    Cross, A.
    SOLID STATE TECHNOLOGY, 2017, 60 (05) : 22 - 29
  • [7] Overview and Emerging Challenges in Wafer Thinning Process for Handheld Applications
    Ganesh, V. P.
    Lee, Charles
    IEMT 2006: 31ST INTERNATIONAL CONFERENCE ON ELECTRONICS MANUFACTURING AND TECHNOLOGY, 2006, : 20 - 26
  • [8] Kerf-free Wafer Slicing and Thinning for Semiconductor Applications
    Lichtensteiger, Lukas
    2013 10TH CHINA INTERNATIONAL FORUM ON SOLID STATE LIGHTING (CHINASSL), 2013, : 85 - 88
  • [9] Wafer-scale Micromagnet fabrication using RIE and Dry Bonding for MEMS Applications
    Yadav, Vinit Kumar
    Das, Samaresh
    Mallick, Dhiman
    10TH INTERNATIONAL CONFERENCE ON ELECTRONICS, COMPUTING AND COMMUNICATION TECHNOLOGIES, CONECCT 2024, 2024,
  • [10] Ultra Thinning of Wafer for Embedded Wafer Packaging
    Vincent, Lee Wen Sheng
    Khan, Navas
    Kek, Johnson
    Chua, H. S.
    Tsutsumi, Yoshihiro
    Yew, L. C.
    Wee, Ho Soon
    Eipa, Myo
    Vempati, Srinivas
    Kripesh, V.
    Sundaram, Venky
    2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009), 2009, : 909 - +