Optimization of Wafer-level TTV Using RIE Applied for the Extreme Wafer Thinning

被引:0
|
作者
Li, Jinzhu [1 ]
Liu, Ziyu [1 ]
Wang, Wenchao [2 ]
Wang, Yang [1 ]
Chen, Lin [1 ]
Sun, Qingqing [1 ]
机构
[1] Fudan Univ, Sch Microelect, Shanghai, Peoples R China
[2] Southwest Univ, Sch Elect Informat Engn, Chongqing, Peoples R China
关键词
Wafer thinning; RIE; Etching gases; Etching rate;
D O I
10.1109/ICEPT59018.2023.10492133
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Reactive ion etching (RIE) technology has been widely used in the wafer thinning, which is the key technology in the 3D integration and advancing packaging. The choice of etching gas has a significant effect on the etching rate and total thickness variance (TTV) of silicon. By the optimization of etching gas and gas flow rate, it is found that a stable etching rate of 1.25)tm /min on coupon chip can be obtained when the etching gas is SF6+CF4 +02 with the gas flow rates of 10 sccm, 5 sccm and 10 sccm, respectively. In addition, the wafer edge collapses due to the uneven distribution of the reactive ions at the edge during etching, which also affects the total thickness variance (TTV). Thus, shields at the edge of wafer is introduced in RIE and the shields of Height 1, Height 2, Height 3 and Height 4 (Height 1< Height 2< Height 3< Height 4) and the Gap A, Gap B, Gap C (Gap A>Gap B>Gap C)and no shields between shields and wafer edge are also adjusted. Finally, when the shield with a thickness of Height 2 and Gap C between the shield edge and wafe is used, the total TTV for the wafer with the thickness of 5)tm can be controlled within 2 mu m.
引用
收藏
页数:5
相关论文
共 50 条
  • [1] RIE dynamics for extreme wafer thinning applications
    Rassoul, Nouredine
    Jourdain, Anne
    Tutunjyan, Nina
    De Vos, Joeri
    Sardo, Stefano
    Inoue, Fumihiro
    Piumi, Daniele
    Beyer, Gerald
    Miller, Andy
    Beyne, Eric
    Walsby, Edward
    Patel, Jash
    Ansel, Oliver
    Ashraf, Huma
    Hopkins, Janet
    Thomas, Dave
    MICROELECTRONIC ENGINEERING, 2018, 192 : 30 - 37
  • [2] Dielectric glue wafer bonding and bonded wafer thinning for wafer-level 3D integration
    Lu, JQ
    Kwon, Y
    Jindal, A
    McMahon, JJ
    Cale, TS
    Gutmann, RJ
    SEMICONDUCTOR WAFER BONDING VII: SCIENCE, TECHNOLOGY, AND APPLICATIONS, PROCEEDINGS, 2003, 2003 (19): : 76 - 86
  • [3] MEMS Wafer-Level Packaging Technology Using LTCC Wafer
    Mohri, Mamoru
    Esashi, Masayoshi
    Tanaka, Shuji
    ELECTRONICS AND COMMUNICATIONS IN JAPAN, 2014, 97 (09) : 246 - U8
  • [4] Wafer-level packaging
    Van Driel, Willem Dirk
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2007, 30 (03): : 358 - 358
  • [5] Wafer-level CSP, wafer-level assembly/test: Integrating backend processes
    Novitsky, J
    Miller, C
    SOLID STATE TECHNOLOGY, 2001, 44 (02) : 78 - +
  • [6] Wafer-level CSPs fabbed without wafer modification
    不详
    SOLID STATE TECHNOLOGY, 1999, 42 (07) : 32 - +
  • [7] Cu/Sn SLID Wafer-level Bonding Optimization
    Thi-Thuy Luu
    Duan, Ani
    Wang, Kaiying
    Aasmundtveit, Knut
    Hoivik, Nils
    2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 1531 - 1537
  • [8] Extreme Wafer Thinning Optimization for Via-Last Applications
    Jourdain, Anne
    De Vos, Joeri
    Inoue, Fumihiro
    Rebibis, Kenneth
    Miller, Andy
    Beyer, Gerald
    Beyne, Eric
    Walsby, Edward
    Patel, Jash
    Ansell, Oliver
    Hopkins, Janet
    Ashraf, Huma
    Thomas, Dave
    2016 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2016,
  • [9] The robustness of an algorithm applied in wafer-level material property extraction
    Chuang, Wan-Chun
    Lin, Yu-Ru
    2014 SYMPOSIUM ON DESIGN, TEST, INTEGRATION AND PACKAGING OF MEMS/MOEMS (DTIP), 2014, : 338 - 342
  • [10] The robustness of an algorithm applied in wafer-level material property extraction
    Wan-Chun Chuang
    Microsystem Technologies, 2016, 22 : 531 - 536