共 50 条
- [2] Dielectric glue wafer bonding and bonded wafer thinning for wafer-level 3D integration SEMICONDUCTOR WAFER BONDING VII: SCIENCE, TECHNOLOGY, AND APPLICATIONS, PROCEEDINGS, 2003, 2003 (19): : 76 - 86
- [7] Cu/Sn SLID Wafer-level Bonding Optimization 2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 1531 - 1537
- [8] Extreme Wafer Thinning Optimization for Via-Last Applications 2016 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2016,
- [9] The robustness of an algorithm applied in wafer-level material property extraction 2014 SYMPOSIUM ON DESIGN, TEST, INTEGRATION AND PACKAGING OF MEMS/MOEMS (DTIP), 2014, : 338 - 342
- [10] The robustness of an algorithm applied in wafer-level material property extraction Microsystem Technologies, 2016, 22 : 531 - 536