POLSCA: Polyhedral High-Level Synthesis with Compiler Transformations

被引:3
|
作者
Zhao, Ruizhe [1 ]
Cheng, Jianyi [2 ]
Luk, Wayne [1 ]
Constantinides, George A. [2 ]
机构
[1] Imperial Coll London, Dept Comp, London, England
[2] Imperial Coll London, Dept Elect & Elect Engn, London, England
基金
英国工程与自然科学研究理事会;
关键词
polyhedral model; high-level synthesis; compiler;
D O I
10.1109/FPL57034.2022.00044
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Polyhedral optimization can parallelize nested affine loops for high-level synthesis (HLS), but polyhedral tools are HLS-agnostic and can worsen performance. Moreover, HLS tools require user directives which can produce unreadable polyhedral-transformed code. To address these two challenges, we present POLSCA, a compiler framework that improves polyhedral HLS workflow by automatic code transformation. POLSCA decomposes a design before polyhedral optimization to balance code complexity and parallelism, while revising memory interfaces of polyhedral-transformed code to make partitioning explicit for HLS tools; it enables designs to benefit more easily from polyhedral optimization. Experiments on Polybench/C show that POLSCA designs are 1.5 times faster on average compared with baseline designs generated directly from applying HLS on C code.
引用
收藏
页码:235 / 242
页数:8
相关论文
共 50 条
  • [41] Thread-Aware Area-Efficient High-Level Synthesis Compiler for Embedded Devices
    Kim, Changsu
    Jeong, Shinnung
    Cho, Sungjun
    Lee, Yongwoo
    Song, William
    Kim, Youngsok
    Kim, Hanjun
    CGO '21: PROCEEDINGS OF THE 2021 IEEE/ACM INTERNATIONAL SYMPOSIUM ON CODE GENERATION AND OPTIMIZATION (CGO), 2021, : 327 - 339
  • [42] Performing high-level synthesis via program transformations within a theorem power
    Blumenrohr, C
    Eisenbiegler, D
    24TH EUROMICRO CONFERENCE - PROCEEDING, VOLS 1 AND 2, 1998, : 34 - 37
  • [43] Invited: ScaleHLS: A Scalable High-Level Synthesis Framework with Multi-level Transformations and Optimizations
    Ye, Hanchen
    Jun, HyeGang
    Jeong, Hyunmin
    Neuendorffer, Stephen
    Chen, Deming
    PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, 2022, : 1355 - 1358
  • [44] An approach to high-level synthesis system validation using formally verified transformations
    Radhakrishnan, R
    Teica, E
    Vemuri, R
    IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2000, : 80 - 85
  • [45] Separation Logic-Assisted Code Transformations for Efficient High-Level Synthesis
    Winterstein, Felix
    Bayliss, Samuel
    Constantinides, George A.
    2014 IEEE 22ND ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2014), 2014, : 1 - 8
  • [46] Automatic Generation of Multi-Objective Polyhedral Compiler Transformations
    Chelini, Lorenzo
    Gysi, Tobias
    Grosser, Tobias
    Kong, Martin
    Corporaal, Henk
    PACT '20: PROCEEDINGS OF THE ACM INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 2020, : 83 - 96
  • [47] Validating SPARK: High Level Synthesis Compiler
    Bandyopadhyay, Soumyadip
    Sarkar, Dipankar
    Mandal, Chittaranjan
    2015 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2015, : 195 - 198
  • [48] Validating High-Level Synthesis
    Kundu, Sudipta
    Lerner, Sorin
    Gupta, Rajesh
    COMPUTER AIDED VERIFICATION, 2008, 5123 : 459 - 472
  • [49] OPTIMIZATIONS IN HIGH-LEVEL SYNTHESIS
    ROSENSTIEL, W
    MICROPROCESSING AND MICROPROGRAMMING, 1986, 18 (1-5): : 347 - 352
  • [50] HIGH-LEVEL SYNTHESIS - A TUTORIAL
    WU, ACH
    LIN, YL
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1995, E78D (03) : 209 - 218