A low-cost jitter measurement technique for BIST applications

被引:4
|
作者
Huang, Jiun-Lang [1 ]
Huang, Jui-Jer
Liu, Yuan-Shuang
机构
[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 106, Taiwan
[2] Natl Taiwan Univ, Dept Elect Engn, Taipei 106, Taiwan
[3] VIA Networking Technol Inc, Taipei, Taiwan
关键词
random jitter; built-in self-test; jitter measurement;
D O I
10.1007/s10836-006-8600-0
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we present a BIST technique that measures the RMS value of a Gaussian distribution period jitter. In the proposed approach, the signal under test is delayed by two different delay values and the probabilities it leads the two delayed signals are measured. The RMS jitter can then be derived from the probabilities and the delay values. Behavior and circuit simulations are performed to validate the proposed technique and analyze the design tradeoffs, and preliminary measurement results on FPGA are also presented.
引用
收藏
页码:219 / 228
页数:10
相关论文
共 50 条
  • [31] A Low-Cost ATE Phase Signal Generation Technique for Test Applications
    Aouini, Sadok
    Chuai, Kun
    Roberts, Gordon W.
    INTERNATIONAL TEST CONFERENCE 2010, 2010,
  • [32] A Jitter Characterizing BIST with Pulse-Amplifying Technique
    Chao, An-Sheng
    Chang, Soon-Jyh
    2009 ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2009, : 379 - 384
  • [33] Low-cost digital image correlation and strain measurement for geotechnical applications
    Eichhorn, G. N.
    Bowman, A.
    Haigh, S. K.
    Stanier, S.
    STRAIN, 2020, 56 (06)
  • [34] A Low-Cost Programmable Memory BIST Design for Multiple Memory Instances
    Lin, Chung-Fu
    Huang, Chia-Fu
    Lu, De-Chung
    Hsu, Chih-Chiang
    Chiu, Wen-Tsung
    Chen, Yu-Wei
    Chang, Yeong-Jar
    2008 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2008, : 1047 - 1047
  • [35] A low-cost BIST based on histogram testing for analog to digital converters
    Kim, Kicheol
    Kim, Youbean
    Kim, Incheol
    Son, Hyeonuk
    Kang, Sungho
    IEICE TRANSACTIONS ON ELECTRONICS, 2008, E91C (04): : 670 - 672
  • [36] Generic, Orthogonal and Low-cost March Element based Memory BIST
    van de Goor, Ad J.
    Hamdioui, Said
    Kukner, Halil
    2011 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2011,
  • [37] The streamgauging ruler: A low-cost, low-tech, alternative discharge measurement technique
    Le Coz, J.
    Lagouy, M.
    Pernot, F.
    Buffet, A.
    Berni, C.
    JOURNAL OF HYDROLOGY, 2024, 642
  • [38] Low-cost test technique using a new RF BIST circuit for 4.5-5.5 GHz low noise amplifiers
    Ryu, JY
    Kim, BC
    MICROELECTRONICS JOURNAL, 2005, 36 (08) : 770 - 777
  • [39] A Hybrid Low-Cost PLL Test Scheme based on BIST Methodology
    Cai, Zhikuang
    Que, Shixuan
    Liu, Tingting
    Xu, Haobo
    PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS RESEARCH AND MECHATRONICS ENGINEERING, 2015, 121 : 354 - 357
  • [40] A Low-Cost Pipelined BIST Scheme for Homogeneous RAMs in Multicore Chips
    Huang, Yu-Jen
    Li, Jin-Fu
    PROCEEDINGS OF THE 17TH ASIAN TEST SYMPOSIUM, 2008, : 357 - 362