A low-cost jitter measurement technique for BIST applications

被引:4
|
作者
Huang, Jiun-Lang [1 ]
Huang, Jui-Jer
Liu, Yuan-Shuang
机构
[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 106, Taiwan
[2] Natl Taiwan Univ, Dept Elect Engn, Taipei 106, Taiwan
[3] VIA Networking Technol Inc, Taipei, Taiwan
关键词
random jitter; built-in self-test; jitter measurement;
D O I
10.1007/s10836-006-8600-0
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we present a BIST technique that measures the RMS value of a Gaussian distribution period jitter. In the proposed approach, the signal under test is delayed by two different delay values and the probabilities it leads the two delayed signals are measured. The RMS jitter can then be derived from the probabilities and the delay values. Behavior and circuit simulations are performed to validate the proposed technique and analyze the design tradeoffs, and preliminary measurement results on FPGA are also presented.
引用
收藏
页码:219 / 228
页数:10
相关论文
共 50 条
  • [21] Scalable Delay Fault BIST for Use with Low-Cost ATE
    Ilia Polian
    Bernd Becker
    Journal of Electronic Testing, 2004, 20 : 181 - 197
  • [22] Development of a Low-Cost Vibration Measurement System for Industrial Applications
    Villarroel, Adrian
    Zurita, Grover
    Velarde, Romeo
    MACHINES, 2019, 7 (01)
  • [23] Evaluation of a low-cost temperature measurement system for environmental applications
    Hubbart, J
    Link, T
    Campbell, C
    Cobos, D
    HYDROLOGICAL PROCESSES, 2005, 19 (07) : 1517 - 1523
  • [24] A low-cost concurrent BIST scheme for increased-dependability
    Voyiatzis, L
    Halatsis, C
    IEEE TRANSACTIONS ON DEPENDABLE AND SECURE COMPUTING, 2005, 2 (02) : 150 - 156
  • [25] A low-cost input vector monitoring concurrent BIST Scheme
    Voyiatzis, I.
    Efstathiou, C.
    Sgouropoulou, C.
    PROCEEDINGS OF THE 2013 IEEE 19TH INTERNATIONAL ON-LINE TESTING SYMPOSIUM (IOLTS), 2013, : 179 - 180
  • [26] A low-cost BIST architecture for linear histogram testing of ADCs
    Azaïs, F
    Bernard, S
    Bertrand, Y
    Renovell, M
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2001, 17 (02): : 139 - 147
  • [27] LOW-COST TECHNIQUE FOR STEEL
    HARRISON, M
    ENGINEER, 1983, 256 (6640) : 7 - 7
  • [28] A LOW-POWER LOW-COST BUILT-IN JITTER MEASUREMENT CIRCUIT FOR DDR4-2133
    Chou, Pei-Yuan
    Lin, Wei-Ling
    Lin, Tay-Jyi
    Wang, Jyh-Herng
    Wang, Jinn-Shyan
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 1455 - 1457
  • [29] LOW-COST RESOLUTION IMPROVEMENT TECHNIQUE FOR SHORT DISTANCE MEASUREMENT SYSTEMS
    Delgado Rajo, Francisco A.
    Lopez Hernandez, Francisco J.
    Perez-Jimenez, Rafael
    Rabadan, J. A.
    Rufo, Julio
    Martin-Gonzalez, Jesus
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2010, 52 (07) : 1496 - 1498
  • [30] Low-cost paper applications
    Döhler, H. (hardi.doehler@degussa.com), 2005, Primedia Business Magazines and Media (79):