A low-voltage fully differential CMOS high-speed sample-and-hold circuit

被引：0
|
作者：
Lee, TS [1 ]
Hsiao, KR [1 ]
机构：
[1] Natl Yunlin Univ Sci & Technol, Dept Elect Engn, Yunlin, Taiwan
来源：
PROCEEDINGS OF THE 44TH IEEE 2001 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2 | 2001年
关键词：
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
A new technique for realizing a low-voltage fully differential CMOS high-speed sample-and-hold (S/H) circuit is presented. The design consideration of the building blocks is described in detailed. Simulation results are given to demonstrate the potential advantage of the new technique.
引用
收藏
页码：235 / 238
页数：4
相关论文
共 50 条
  • [41] A precise sample-and-hold circuit topology in CMOS for low voltage applications with offset voltage self correction
    Ferreira, LHC
    Moreno, RL
    Pimenta, TC
    Filho, CAR
    ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 45 - 48
  • [42] A HIGH-SPEED CURRENT-MULTIPLEXED SAMPLE-AND-HOLD AMPLIFIER WITH LOW HOLD STEP
    MORAVEJI, F
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (12) : 1800 - 1808
  • [43] A current signal CMOS sample-and-hold circuit
    Luangpol, Amata
    Petchmaneelumka, Wandee
    Kamsri, Thawatchai
    Riewruja, Vanchai
    2007 INTERNATIONAL CONFERENCE ON CONTROL, AUTOMATION AND SYSTEMS, VOLS 1-6, 2007, : 1924 - 1927
  • [44] A CMOS PEAK DETECT SAMPLE-AND-HOLD CIRCUIT
    KRUISKAMP, MW
    LEENAERTS, DMW
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1994, 41 (01) : 295 - 298
  • [45] Sample-and-hold circuits for high-speed A/D converters
    Gumenyuk A.S.
    Bocharov Yu.I.
    Russian Microelectronics, 2007, 36 (5) : 342 - 352
  • [46] A HIGH-SPEED SAMPLE-AND-HOLD TECHNIQUE USING A MILLER HOLD CAPACITANCE
    LIM, PJ
    WOOLEY, BA
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (04) : 643 - 651
  • [47] An energy-efficient sample-and-hold circuit in CNTFET technology for high-speed applications
    Mahmoodian, Hamid
    Dolatshahi, Mehdi
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2020, 103 (01) : 209 - 221
  • [48] An energy-efficient sample-and-hold circuit in CNTFET technology for high-speed applications
    Hamid Mahmoodian
    Mehdi Dolatshahi
    Analog Integrated Circuits and Signal Processing, 2020, 103 : 209 - 221
  • [49] A High Speed, Highly linear CMOS Fully Differential Track and Hold Circuit
    Nejad, Shaahin Haddadi
    Kouzekanani, Ziaaddin Daie
    Sobhi, Jafar
    Fard, Iman Salami
    Ghanbari, Kuresh
    SBCCI 2010: 23RD SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2010, : 23 - 27
  • [50] Low-voltage, low-distortion and rail-to-rail CMOS sample and hold circuit
    Tanno, K
    Sato, K
    Tanaka, H
    Ishizuka, O
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2005, E88A (10) : 2696 - 2698
12345