A low-voltage fully differential CMOS high-speed sample-and-hold circuit

被引：0
|
作者：
Lee, TS [1 ]
Hsiao, KR [1 ]
机构：
[1] Natl Yunlin Univ Sci & Technol, Dept Elect Engn, Yunlin, Taiwan
来源：
PROCEEDINGS OF THE 44TH IEEE 2001 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2 | 2001年
关键词：
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
A new technique for realizing a low-voltage fully differential CMOS high-speed sample-and-hold (S/H) circuit is presented. The design consideration of the building blocks is described in detailed. Simulation results are given to demonstrate the potential advantage of the new technique.
引用
收藏
页码：235 / 238
页数：4
相关论文
共 50 条
  • [31] A highly linear open-loop high-speed CMOS sample-and-hold
    Morteza Mousazadeh
    Analog Integrated Circuits and Signal Processing, 2017, 90 : 703 - 710
  • [32] SAMPLE-AND-HOLD DEVICE FOR HIGH-SPEED PROCESSES
    VALIN, PN
    ZUEV, AN
    KOZLOV, VY
    MALYGIN, LL
    INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 1988, 31 (04) : 879 - 880
  • [33] A Highly Linear Open-Loop High-Speed CMOS Sample-and-Hold
    Mousazadeh, Morteza
    Hadidi, Khayrollah
    Khoei, Abdollah
    PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 228 - 231
  • [34] A highly linear open-loop high-speed CMOS sample-and-hold
    Mousazadeh, Morteza
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2017, 90 (03) : 703 - 710
  • [35] Compact high-speed Miller-capacitance-based sample-and-hold circuit
    Natl Chiao-Tung Univ, Hsin-Chu, Taiwan
    IEEE Trans Circuits Syst I Fundam Theor Appl, 2 (198-201):
  • [36] A compact high-speed Miller-capacitance-based sample-and-hold circuit
    Chen, MJ
    Gu, YB
    Huang, JY
    Shen, WC
    Wu, T
    Hsu, PC
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1998, 45 (02): : 198 - 201
  • [37] Low-Voltage and High-Speed CMOS Circuit Design with Low-Power Mode
    Berg, Yngvar
    Mirmotahari, Omid
    2015 IEEE CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2015, : 57 - 60
  • [38] A study of the signal-to-noise ratio of a high-speed current-mode CMOS sample-and-hold circuit
    Sugimoto, Y
    Sekiya, M
    Iida, T
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1997, E80A (10) : 1986 - 1993
  • [39] A precise sample-and-hold circuit topology in CMOS for low voltage applications with offset voltage self correction
    Ferreira, LHC
    Moreno, RL
    Pimenta, TC
    Filho, CAR
    2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4, 2002, : 914 - 917
  • [40] Study of the signal-to-noise ratio of a high-speed current-mode CMOS sample-and-hold circuit
    Chuo Univ, Tokyo, Japan
    IEICE Trans Fund Electron Commun Comput Sci, 10 (1986-1993):
12345