An integrated partitioning and synthesis technique for dynamically reconfigurable systems

被引：0
|
作者：
Zhang, XJ [1 ]
Ng, KW [1 ]
机构：
[1] Univ Sci & Technol China, Dept Comp Engn & Sci, Shatin, Hong Kong, Peoples R China
来源：
PROCEEDINGS OF THE FIFTH JOINT CONFERENCE ON INFORMATION SCIENCES, VOLS 1 AND 2 | 2000年
关键词：
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
This paper presents a graph-based algorithmic model that allows the tasks of high-level synthesis dynamically reconfigurable systems to be specified as an optimization problem. Furthermore, we solve the optimization problem through a genetic algorithm, which performs temporal partitioning, module allocation and scheduling simultaneously for maximizing resource usage and minimizing reconfiguration overhead.
引用
收藏
页码：679 / 682
页数：4
相关论文
共 50 条
  • [31] Temporal partitioning data flow graphs for dynamically reconfigurable computing
    Jiang, Yung-Chuan
    Wang, Jhing-Fa
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (12) : 1351 - 1361
  • [32] Temporal partitioning to amortize reconfiguration overhead for dynamically reconfigurable architectures
    Kim, Jinhwan
    Cho, Jeonghun
    Kim, Tag Gon
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2007, E90D (12): : 1977 - 1985
  • [33] Formal Verification of Dynamically Reconfigurable Systems
    Yanase, Ryo
    Sakai, Tatsunori
    Sakai, Makoto
    Yamane, Satoshi
    2015 IEEE 4TH GLOBAL CONFERENCE ON CONSUMER ELECTRONICS (GCCE), 2015, : 71 - 75
  • [34] A dynamically reconfigurable architecture for embedded systems
    Sassatelli, G
    Cambon, G
    Galy, J
    Torres, L
    12TH INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS, 2000, : 32 - 37
  • [35] Multitasking support for dynamically reconfigurable systems
    Hinkelmann, Heiko
    Gunberg, Andreas
    Zipf, Peter
    Indrusiak, Leandro Soares
    Glesner, Manfred
    2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 219 - 224
  • [36] COOPERATIVE MULTITHREADING IN DYNAMICALLY RECONFIGURABLE SYSTEMS
    Luebbers, Enno
    Platzner, Marco
    FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2009, : 551 - 554
  • [37] Module allocation for dynamically reconfigurable systems
    Zhang, XJ
    Ng, KW
    PARALLEL AND DISTRIBUTED PROCESSING, PROCEEDINGS, 2000, 1800 : 932 - 940
  • [38] Dynamically Reconfigurable Frequency Synthesizer For Integrated FMCW Radar
    Avignon-Meseldzija, Emilie
    Azarian, Sylvain
    2014 INTERNATIONAL RADAR CONFERENCE (RADAR), 2014,
  • [39] Generic ILP-based approaches for dynamically reconfigurable FPGA partitioning
    Wu, GM
    Lin, JM
    Chao, MCT
    Chang, YW
    2001 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, ICCD 2001, PROCEEDINGS, 2001, : 335 - 341
  • [40] Decentralized control for dynamically reconfigurable FPGA systems
    Trabelsi, Chiraz
    Meftali, Samy
    Dekeyser, Jean-Luc
    MICROPROCESSORS AND MICROSYSTEMS, 2013, 37 (08) : 871 - 884
12345