An integrated partitioning and synthesis technique for dynamically reconfigurable systems

被引：0
|
作者：
Zhang, XJ [1 ]
Ng, KW [1 ]
机构：
[1] Univ Sci & Technol China, Dept Comp Engn & Sci, Shatin, Hong Kong, Peoples R China
来源：
PROCEEDINGS OF THE FIFTH JOINT CONFERENCE ON INFORMATION SCIENCES, VOLS 1 AND 2 | 2000年
关键词：
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
This paper presents a graph-based algorithmic model that allows the tasks of high-level synthesis dynamically reconfigurable systems to be specified as an optimization problem. Furthermore, we solve the optimization problem through a genetic algorithm, which performs temporal partitioning, module allocation and scheduling simultaneously for maximizing resource usage and minimizing reconfiguration overhead.
引用
收藏
页码：679 / 682
页数：4
相关论文
共 50 条
  • [21] UML-based design flow and partitioning methodology for dynamically reconfigurable computing systems
    Tseng, CH
    Hsiung, PA
    EMBEDDED AND UBIQUITOUS COMPUTING - EUC 2005, 2005, 3824 : 479 - 488
  • [22] Temporal logic replication for dynamically reconfigurable FPGA partitioning
    Mak, WK
    Young, EEY
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (07) : 952 - 959
  • [23] A HW/SW partitioning algorithm for dynamically reconfigurable architectures
    Noguera, J
    Badia, RM
    DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 729 - 734
  • [24] Hardware partitioning software for dynamically reconfigurable SoC design
    Brunet, P
    Tanougast, C
    Berviller, Y
    Weber, S
    3RD IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2003, : 106 - 111
  • [25] A sequential circuit partitioning algorithm for dynamically reconfigurable FPGAs
    Kao, Chi-Chou
    Tai, Tzu-Chiang
    Hwang, Yun-Yi
    Lai, Yen-Tai
    2007 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEMS; VOL 2: SIGNAL PROCESSING, COMPUTATIONAL INTELLIGENCE, CIRCUITS AND SYSTEMS, 2007, : 1185 - +
  • [26] Reconfigurable topology synthesis for application-specific NoC on partially dynamically reconfigurable systems
    Huang, Jinglei
    Xu, Xiaodong
    Wang, Nan
    Chen, Song
    INTEGRATION-THE VLSI JOURNAL, 2019, 65 : 331 - 343
  • [27] A combined approach to high-level synthesis for dynamically reconfigurable systems
    Meribout, M
    Motomura, M
    IEEE TRANSACTIONS ON COMPUTERS, 2004, 53 (12) : 1508 - 1522
  • [28] Temporal partitioning of data flow graph for dynamically reconfigurable architecture
    Ouni, Bouraoui
    Ayadi, Ramzi
    Mtibaa, Abdellatif
    JOURNAL OF SYSTEMS ARCHITECTURE, 2011, 57 (08) : 790 - 798
  • [29] WEIGHTED PARTITIONING OF SEQUENTIAL PROCESSING CHAINS FOR DYNAMICALLY RECONFIGURABLE FPGAS
    Feilen, Michael
    Iliopoulos, Andreas
    Vonbun, Michael
    Stechele, Walter
    2013 23RD INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL 2013) PROCEEDINGS, 2013,
  • [30] Partitioning and Scheduling of Task Graphs on Partially Dynamically Reconfigurable FPGAs
    Cordone, Roberto
    Redaelli, Francesco
    Redaelli, Massimo Antonio
    Santambrogio, Marco Domenico
    Sciuto, Donatella
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (05) : 662 - 675
12345