Resistive power in CMOS circuits

被引：3
|
作者：
El-Moursy, MA [1 ]
Friedman, EG [1 ]
机构：
[1] Univ Rochester, Dept Elect & Comp Engn, Rochester, NY 14627 USA
来源：
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | 2004年 / 41卷 / 01期
基金：
美国国家科学基金会;
关键词：
interconnect resistance; dynamic power dissipation; short-circuit power dissipation; resistive losses;
D O I：
10.1023/B:ALOG.0000038278.71500.0c
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Interconnect resistance dissipates a portion of the total transient power in CMOS circuits. Conduction losses increase with larger interconnect resistance. It is shown in this paper that these losses do not add to the total power dissipation of a CMOS circuit through (IR)-R-2 losses. Interconnect resistance can, however, increase the short-circuit power of both the driver and load gates.
引用
收藏
页码：5 / 11
页数：7
相关论文
共 50 条
  • [31] Timing and power models for CMOS repeaters driving resistive interconnect
    Adler, V
    Friedman, EG
    NINTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1996, : 201 - 204
  • [32] Low-power interface circuits between adiabatic and standard CMOS circuits
    Hu, Jianping
    Zhou, Dong
    Wang, Ling
    Dong, Huiying
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2009, 60 (1-2) : 105 - 115
  • [33] Low-power interface circuits between adiabatic and standard CMOS circuits
    Jianping Hu
    Dong Zhou
    Ling Wang
    Huiying Dong
    Analog Integrated Circuits and Signal Processing, 2009, 60 : 105 - 115
  • [34] Power estimation of CMOS circuits by neural network macromodel
    Qiang, Wei
    Cao, Yang
    Yan, Yuan-yuan
    Gao, Xun
    ADVANCES IN NEURAL NETWORKS - ISNN 2006, PT 3, PROCEEDINGS, 2006, 3973 : 1313 - 1318
  • [35] The least upper bound of power dissipation in CMOS circuits
    Zhao, ZX
    Min, YH
    FIFTH INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN & COMPUTER GRAPHICS, VOLS 1 AND 2, 1997, : 506 - 511
  • [36] Charge recycling in power-gated CMOS circuits
    Pakbaznia, Ehsan
    Fallah, Farzan
    Pedram, Massoud
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (10) : 1798 - 1811
  • [37] Quantifying error in dynamic power estimation of CMOS circuits
    Gupta, P
    Kahng, AB
    4TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2003, : 273 - 278
  • [38] Power estimation of cell-based CMOS circuits
    Bogliolo, A
    Benini, L
    Ricco, B
    33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, : 433 - 438
  • [39] Short circuit power estimation of static CMOS circuits
    Jung, SH
    Baek, JH
    Kim, SY
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 545 - 549
  • [40] MINIMIZING POWER-CONSUMPTION IN DIGITAL CMOS CIRCUITS
    CHANDRAKASAN, AP
    BRODERSEN, RW
    PROCEEDINGS OF THE IEEE, 1995, 83 (04) : 498 - 523
12345