A Mixed Mode Background Calibration Technique for Pipeline ADCs

被引：0
|
作者：
Sobhi, Jafar [1 ]
Kanani, Ziaeddin Kuzeh [1 ]
Tahmasebi, Ahamad [2 ]
Yousefi, Mousa [2 ]
机构：
[1] Univ Tabriz, Dept Elect Engn, Tabriz, Iran
[2] Islamic Azad Univ, Sarab Branch, Sarab, Iran
来源：
ICIEA: 2009 4TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOLS 1-6 | 2009年
关键词：
Analog-to-digital converter (ADC); pipeline; calibration; reference ADC; TO-DIGITAL CONVERTERS; A/D CONVERTER; CMOS; 15-B;
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper describes a mixed mode background calibration technique for pipeline analog-to-digital converter (ADC). The proposed calibration scheme uses an insignificant, low-speed, low-power, high-resolution Sigma-Delta ADC to determine error in digital domain. The calibration technique calibrates capacitor mismatch as well as finite opamp dc gain, while the digital redundancy compensates for comparator offset.
引用
收藏
页码：2443 / +
页数：2
相关论文
共 50 条
  • [21] A statistics-based digital background calibration technique for pipelined ADCs
    Mafi, Hamidreza
    Mohammadi, Reza
    Shamsi, Hossein
    INTEGRATION-THE VLSI JOURNAL, 2015, 51 : 149 - 157
  • [22] Equalization-Based Digital Background Calibration Technique for Pipelined ADCs
    Zeinali, Behzad
    Moosazadeh, Tohid
    Yavari, Mohammad
    Rodriguez-Vazquez, Angel
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (02) : 322 - 333
  • [23] A digital background calibration technique for interstage gain nonlinearity in pipelined ADCs
    Ding, Bowen
    Miao, Peng
    Li, Fei
    Gu, Weiqi
    IEICE ELECTRONICS EXPRESS, 2022, 19 (04):
  • [24] Convergence analysis of a background interstage gain calibration technique for pipelined ADCs
    Wang, D
    Keane, JP
    Hurst, PJ
    Levy, BC
    Lewis, SH
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 4058 - 4061
  • [25] A robust background calibration technique for switched-capacitor pipelined ADCs
    Fan, JL
    Wu, JT
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1374 - 1377
  • [26] Perturbation-Based Digital Background Calibration Technique for Pipelined ADCs
    Chung, Yung-Hui
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 1316 - 1319
  • [27] A Split-Based Digital Background Calibration Technique in Pipelined ADCs
    Hung, Li-Han
    Lee, Tai-Cheng
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (11) : 855 - 859
  • [28] A Deterministic Digital Background Calibration Technique for VCO-Based ADCs
    Rao, Sachin
    Reddy, Karthikeyan
    Young, Brian
    Hanumolu, Pavan Kumar
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2014, 49 (04) : 950 - 960
  • [29] A Background Timing Skew Calibration Technique in Time-Interleaved ADCs
    Wu, Zekai
    Li, Fule
    Ni, Meng
    Ding, Yang
    Wang, Zhihua
    2019 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2019,
  • [30] Fast Background Calibration of Sampling Timing Skew in SHA-Less Pipeline ADCs
    Gines, A. J.
    Peralias, E. J.
    Rueda, A.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (10) : 2966 - 2970
12345