A Low-Cost Output Response Analyzer Circuit for ADC BIST

被引：0

作者：

Ting, Hsin-Wen ^{[1
]}

Chao, I-Jen ^{[1
]}

Lien, Yu-Chang ^{[1
]}

Chang, Soon-Jyh ^{[1
]}

Liu, Bin-Da ^{[1
]}

机构：

[1] Natl Cheng Kung Univ, Dept Elect Engn, Tainan 70101, Taiwan

来源：

IEEE CIRCUITS AND SYSTEMS INTERNATIONAL CONFERENCE ON TESTING AND DIAGNOSIS | 2009年

关键词：

analog-to-digital converter; sine-wave histogram test; COordinate rotation digital computer technique;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, a low-cost ADC output response analyzer (ORA) circuit for built-in self-test (BIST) application is proposed. The sine-wave histogram testing method and the basic COordinate Rotation Digital Computer (CORDIC) technique are used to design the proposed ADC ORA circuit. The ADC's static and dynamic parameters can both be obtained using the proposed circuit. The basic CORDIC based ADC ORA circuit is designed and synthesized in a 0.18-mu m technology to analyze the outputs an 8-bit ADC to verify the designs. It shows a lower area overhead compared with the Fast Fourier transform (FFT) based realization.

引用

页码：371 / 374

页数：4

共 50 条

[31] Scalable Delay Fault BIST for Use with Low-Cost ATE
Ilia Polian
Bernd Becker
Journal of Electronic Testing, 2004, 20 : 181 - 197
[32] A low-cost concurrent BIST scheme for increased-dependability
Voyiatzis, L
Halatsis, C
IEEE TRANSACTIONS ON DEPENDABLE AND SECURE COMPUTING, 2005, 2 (02) : 150 - 156
[33] A low-cost input vector monitoring concurrent BIST Scheme
Voyiatzis, I.
Efstathiou, C.
Sgouropoulou, C.
PROCEEDINGS OF THE 2013 IEEE 19TH INTERNATIONAL ON-LINE TESTING SYMPOSIUM (IOLTS), 2013, : 179 - 180
[34] A Low-Cost Output Response Analyzer for the Built-in-Self-Test Σ-Δ Modulator Based on the Controlled Sine Wave Fitting Method
Hung, Shao-Feng
Hong, Hao-Chiao
Liang, Sheng-Chuan
2009 ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2009, : 385 - 388
[35] A low-cost BIST architecture for linear histogram testing of ADCs
Azaïs, F
Bernard, S
Bertrand, Y
Renovell, M
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2001, 17 (02): : 139 - 147
[36] Low-cost test technique using a new RF BIST circuit for 4.5-5.5 GHz low noise amplifiers
Ryu, JY
Kim, BC
MICROELECTRONICS JOURNAL, 2005, 36 (08) : 770 - 777
[37] LOW-COST AUTOMATION TRIPLES OUTPUT
不详
MACHINERY AND PRODUCTION ENGINEERING, 1975, 126 (3248): : 222 - 223
[38] Cost Effective Signal Generators for ADC BIST
Duan, Jingbo
Chen, Degang
Geiger, Randall
ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 13 - 16
[39] Low-cost circuit programs EEPROMs
Eliason, J
EDN, 2001, 46 (01) : 114 - +
[40] LOW-COST HYDRAULIC CIRCUIT ANALYSIS
PARKER, GA
CME-CHARTERED MECHANICAL ENGINEER, 1986, 33 (02): : 25 - 27

← 1 2 3 4 5 →