Well-defined design procedure for a three-stage CMOS OTA

被引：4
|
作者：
Mita, R [1 ]
Palumbo, G [1 ]
Pennisi, S [1 ]
机构：
[1] Univ Catania, Dipartimento Ingn Elett Elettron & Sistemi, I-95125 Catania, Italy
来源：
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS | 2005年
关键词：
D O I：
10.1109/ISCAS.2005.1465153
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A simple and well-defined design procedure for a three-stage CMOS OTA is presented in this paper. The approach is suited for a pencil-and-paper design and yields accurate performance optimization without introducing unnecessary circuit constraints. Simulations on a circuit implemented in a 0.35-mu m technology closely agree the results expected.
引用
收藏
页码：2579 / 2582
页数：4
相关论文
共 50 条
  • [21] A three-stage procedure based on bootstrap critical points
    Aerts, M.
    Gijbels, I.
    Sequential Analysis, 1993, 12 (02) : 93 - 113
  • [22] Design procedure for settling time minimization in three-stage nested-miller amplifiers
    Pugliese, Andrea
    Cappuccino, Gregorio
    Cocorullo, Giuseppe
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (01) : 1 - 5
  • [23] A three-stage alcohol clamp procedure in human subjects
    Subramanian, MG
    Heil, SH
    Kruger, ML
    Collins, KL
    Buck, PO
    Zawacki, T
    Abbey, A
    Sokol, RJ
    Diamond, MP
    ALCOHOLISM-CLINICAL AND EXPERIMENTAL RESEARCH, 2002, 26 (10) : 1479 - 1483
  • [24] Design of Three-Stage OTA Based on Settling-Time Requirements Including Large and Small Signal Behavior
    Giustolisi, Gianluca
    Palumbo, Gaetano
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (03) : 998 - 1011
  • [25] Facile room temperature synthetic procedure for well-defined palladium nanocubes
    Bandyopadhyay, Susmita
    Obare, Sherine O.
    ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 2010, 239
  • [26] Design of CMOS three-stage amplifiers for fast-settling switched-capacitor circuits
    Sajad Golabi
    Mohammad Yavari
    Analog Integrated Circuits and Signal Processing, 2014, 80 : 195 - 208
  • [27] Exact Settling Performance Design for CMOS Three-Stage Nested-Miller-Compensated Amplifiers
    Wang Xue
    Yushun Guo
    Yuliang Zhang
    Chang Shu
    Circuits, Systems, and Signal Processing, 2023, 42 : 1327 - 1351
  • [28] Settling Time Optimization for Three-Stage CMOS Amplifier Topologies
    Pugliese, Andrea
    Amoroso, Francesco Antonio
    Cappuccino, Gregorio
    Cocorullo, Giuseppe
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2009, 56 (12) : 2569 - 2582
  • [29] Three-dimensional colloidal crystals with a well-defined architecture
    Reculusa, S
    Massé, P
    Ravaine, S
    JOURNAL OF COLLOID AND INTERFACE SCIENCE, 2004, 279 (02) : 471 - 478
  • [30] Design of CMOS three-stage amplifiers for fast-settling switched-capacitor circuits
    Golabi, Sajad
    Yavari, Mohammad
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2014, 80 (02) : 195 - 208
12345