Well-defined design procedure for a three-stage CMOS OTA

被引：4
|
作者：
Mita, R [1 ]
Palumbo, G [1 ]
Pennisi, S [1 ]
机构：
[1] Univ Catania, Dipartimento Ingn Elett Elettron & Sistemi, I-95125 Catania, Italy
来源：
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS | 2005年
关键词：
D O I：
10.1109/ISCAS.2005.1465153
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A simple and well-defined design procedure for a three-stage CMOS OTA is presented in this paper. The approach is suited for a pencil-and-paper design and yields accurate performance optimization without introducing unnecessary circuit constraints. Simulations on a circuit implemented in a 0.35-mu m technology closely agree the results expected.
引用
收藏
页码：2579 / 2582
页数：4
相关论文
共 50 条
  • [1] A Design Procedure for CMOS Three-Stage NMC Amplifiers
    Yavari, Mohammad
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2011, E94A (02) : 639 - 645
  • [2] A Systematic Design Procedure for CMOS Three-Stage NMC Amplifiers
    Kojori, Hossein Shokri
    Yavari, Mohammad
    2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, 2009, : 499 - 502
  • [3] Design Procedure for Three-Stage CMOS OTAs with AC Boosting Frequency Compensation Technique
    Chaharmahali, Iman
    Asadi, Shahrooz
    Dousti, Massoud
    IETE JOURNAL OF RESEARCH, 2016, 62 (05) : 705 - 713
  • [4] An Unconditionally Stable Three-Stage OTA
    Aminzadeh, H.
    Ballo, A.
    Valinezhad, M.
    Grasso, A. D.
    IEEE SOLID-STATE CIRCUITS LETTERS, 2022, 5 : 230 - 233
  • [5] Design of a CMOS three-stage operational amplifier for ALD
    Yang Guang
    Cui Linhai
    Huang Hai
    2015 SEVENTH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION AND NETWORKING (ACN), 2015, : 48 - 51
  • [6] A three-stage single-miller CMOS OTA with no lower load capacitor limit
    Manikandan, P.
    INTEGRATION-THE VLSI JOURNAL, 2025, 100
  • [7] Three-stage CMOS OTA for large capacitive loads with efficient frequency compensation scheme
    Grasso, Alfio Dario
    Palumbo, Gaetano
    Pennisi, Salvatore
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (10) : 1044 - 1048
  • [8] High-Performance Three-Stage Single-Miller CMOS OTA With No Upper Limit of CL
    Grasso, Alfio Dario
    Marano, D.
    Palumbo, G.
    Pennisi, S.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018, 65 (11) : 1529 - 1533
  • [9] A 1.2-V 2.41-GHz Three-Stage CMOS OTA With Efficient Frequency Compensation Technique
    Liu, Shubin
    Zhu, Zhangming
    Wang, Jingyu
    Liu, Lianxi
    Yang, Yintang
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (01) : 20 - 30
  • [10] Three-Stage Single-Miller CMOS OTA driving 10 nF with 1.46-MHz GBW
    Grasso, Alfio Dario
    Palumbo, Gaetano
    Pennisi, Salvatore
    Marano, Davide
    2018 INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT 2018), 2018, : 37 - 40
12345