Operation characteristics of Poly-Si nanowire charge-trapping flash memory devices with SiGe and Ge buried channels

被引：2
|
作者：
Fang, Hsin-Kai [1 ]
Chang-Liao, Kuei-Shu [1 ]
Huang, Chien-Pang [1 ]
Lee, Wei-Zhi [1 ]
机构：
[1] Natl Tsing Hua Univ, Dept Engn & Syst Sci, Hsinchu, Taiwan
来源：
VACUUM | 2017年 / 140卷
关键词：
Ge buried channel; Poly-Si; Nanowire; Charge-trapping flash memory device; ERASING SPEEDS;
D O I：
10.1016/j.vacuum.2016.12.042
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
Operation characteristics of polycrystalline silicon (poly-Si) nanowire (NW) charge-trapping (CT) flash memory devices with a SiGe and a Ge buried channel are studied and compared in this work. The poly-Si NW devices with a Ge buried channel show faster programming and erasing speeds as compared to those with a SiGe one due to a lower energy barrier in tunneling layer with more Ge composition. The retention and endurance characteristics of devices with a Ge buried channel are similar to those with a SiGe one. Ge buried channel is promising to CI' flash device for 3D nonvolatile memory applications. (C) 2016 Elsevier Ltd. All rights reserved.
引用
收藏
页码：53 / 57
页数：5
相关论文
共 50 条
  • [31] Characteristics of band-to-band tunneling hot hole injection for erasing operation in charge-trapping memory
    Sun, Lei
    Pan, Liyang
    Pang, Huiqing
    Zeng, Ying
    Zhang, Zhaojian
    Chen, John
    Zhu, Jun
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2006, 45 (4 B): : 3179 - 3184
  • [32] Effect of SiO2 tunnel layer processes on the characteristics of MONOS charge trap devices with poly-Si channels
    Na, Heedo
    Oh, Jinho
    Lee, Kyumin
    Kim, Jonggi
    Lee, Sunghoon
    Lim, Dong Hyeok
    Cho, Mann-Ho
    Sohn, Hyunchul
    MICROELECTRONIC ENGINEERING, 2013, 110 : 6 - 11
  • [33] Nonvolatile Poly-Si TFT Charge-Trap Flash Memory With Engineered Tunnel Barrier
    You, Hee-Wook
    Cho, Won-Ju
    IEEE ELECTRON DEVICE LETTERS, 2012, 33 (02) : 170 - 172
  • [34] ZnO/NiO Diode-Based Charge-Trapping Layer for Flash Memory Featuring Low-Voltage Operation
    Sun, Chergn-En
    Chen, Chin-Yu
    Chu, Ka-Lip
    Shen, Yung-Shao
    Lin, Chia-Chun
    Wu, Yung-Hsien
    ACS APPLIED MATERIALS & INTERFACES, 2015, 7 (12) : 6383 - 6390
  • [35] Minimized program disturb for vertically stacked junctionless charge-trapping flash memory devices by adopting in-situ doped poly-silicon channel
    Fang, Hsin-Kai
    Chang-Liao, Kuei-Shu
    Chen, Chun-Yuan
    Chen, Po-Hao
    Li, Dong-Yan
    Huang, Chien-Pang
    Shen, Chang-Hong
    Shieh, Jia-Min
    MICROELECTRONIC ENGINEERING, 2015, 147 : 5 - 9
  • [36] 2-bit operation based on modulated Fowler-Nordheim tunneling in charge-trapping flash memory cell
    Hung, Min-Feng
    Wu, Yung-Chun
    Chen, Jiang-Hung
    APPLIED PHYSICS LETTERS, 2012, 100 (05)
  • [37] Enhanced Operation in Charge-Trapping Nonvolatile Memory Device With Si3N4/Al2O3/HfO2 Charge-Trapping Layer
    Ye, Zong-Hao
    Chang-Liao, Kuei-Shu
    Tsai, Cheng-Yu
    Tsai, Tzu-Ting
    Wang, Tien-Ko
    IEEE ELECTRON DEVICE LETTERS, 2012, 33 (10) : 1351 - 1353
  • [38] Simulation of Charge-Trapping Effect on Floating Gate Si/Ge/Si Quantum Dots MOSFET Memory with High-κ Tunnel Oxide
    Aji, Adha Sukma
    Darma, Yudi
    PROCEEDINGS OF 2013 3RD INTERNATIONAL CONFERENCE ON INSTRUMENTATION, COMMUNICATIONS, INFORMATION TECHNOLOGY, AND BIOMEDICAL ENGINEERING (ICICI-BME), 2013, : 269 - 272
  • [39] Impacts of Poly-Si Nanowire Shape on Gate-All-Around Flash Memory With Hybrid Trap Layer
    Chen, Hung-Bin
    Wu, Yung-Chun
    Yang, Chao-Kan
    Chen, Lun-Chun
    Chiang, Ji-Hong
    Chang, Chun-Yen
    IEEE ELECTRON DEVICE LETTERS, 2011, 32 (10) : 1382 - 1384
  • [40] Performance enhancement in p-channel charge-trapping flash memory devices with Si/Ge super-lattice channel and band-to-band tunneling induced hot-electron injection
    Liu, Li-Jung
    Chang-Liao, Kuei-Shu
    Jian, Yi-Chuen
    Wang, Tien-Ko
    Tsai, Ming-Jinn
    THIN SOLID FILMS, 2013, 533 : 1 - 4
12345