Design method for high reliable flip chip EGA package

被引：0
|
作者：
Saito, N [1 ]
Yamada, O [1 ]
Ono, T [1 ]
Uda, T [1 ]
机构：
[1] Hitachi Ltd, Mech Engn Lab, Tsuchiura, Ibaraki 3000013, Japan
来源：
51ST ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE | 2001年
关键词：
D O I：
暂无
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
An efficient design method for flip chip ball grid array (BGA) packages has been developed. This method uses design of experiment (DOE), a series of finite element (FE) stress analyses based on an orthogonal array used in DOE, and statistical analysis. By using this method to design a EGA package having 1600 pins, the warpage of the optimum packaging structure is very small and all of the reliability demands are satisfied.
引用
收藏
页码：270 / 275
页数：6
相关论文
共 50 条
  • [21] Procedure for design optimization of a T-cap flip chip package
    Ni, CY
    Liu, DS
    Chen, CY
    MICROELECTRONICS RELIABILITY, 2002, 42 (12) : 1903 - 1911
  • [22] Package design and materials selection optimization for overmolded flip chip packaging
    Lin, Yaomin
    Shi, Frank G.
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2006, 29 (03): : 525 - 532
  • [23] Molded Underfill for Flip Chip Package
    Chen, Yu-Kai
    Wu, Guo-Tsai
    Hwang, Sheng-Jye
    Lee, Huei-Huang
    Hwang, Durn-Yuan
    2013 8TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2013, : 310 - 314
  • [24] Vibration reliability in flip chip package
    Yeh, MK
    Zhong, WX
    ADVANCES IN FRACTURE AND STRENGTH, PTS 1- 4, 2005, 297-300 : 899 - 904
  • [25] Flip chip package failure mechanisms
    Semmens, JE
    Adams, T
    SOLID STATE TECHNOLOGY, 1998, 41 (04) : 59 - +
  • [26] Reliability of flip chip package-thermal stress on flip chip joint
    Tsukada, Y., 1600, Japan Institute of Electronics Packaging, 4F Toranomon Sangyo Bldg. 2-29, Toranomon 1-chome, Minato-ku, Tokyo, 105-0001, Japan (16):
  • [27] Wire bond - flip chip - chip size package
    Galvanotechnik, 1 (259):
  • [28] Die cracking and reliable die design for flip-chip assemblies
    Michaelides, S
    Sitaraman, SK
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 1999, 22 (04): : 602 - 613
  • [29] Highly reliable flip-chip-on-flex package using multilayered anisotropic conductive film
    Myung Jin Yim
    Jin-Sang Hwang
    Jin Gu Kim
    Jin Yong Ahn
    Hyung Joon Kim
    Woonseong Kwon
    Kyung-Wook Paik
    Journal of Electronic Materials, 2004, 33 : 76 - 82
  • [30] Highly reliable flip-chip-on-flex package using multilayered anisotropic conductive film
    Yim, MJ
    Hwang, JS
    Kim, JG
    Ahn, JY
    Kim, HJ
    Kwon, WS
    Paik, KW
    JOURNAL OF ELECTRONIC MATERIALS, 2004, 33 (01) : 76 - 82
12345