Multiscale, Multiphysics Model of Underfill Flow for Flip-Chip Packages

被引:2
|
作者
Zhou, Siyi [1 ]
Sun, Ying [2 ]
机构
[1] SUNY Binghamton, Dept Mech Engn, Binghamton, NY 13902 USA
[2] Drexel Univ, Dept Mech Engn & Mech, Philadelphia, PA 19104 USA
关键词
Flip-chip; particle redistribution; substrate surface; thermal effect; underfill flow; SUBSTRATE; MIGRATION;
D O I
10.1109/TCPMT.2012.2184762
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In this paper, the effects of various conditions on underfill flow including the substrate surface, temperature-dependent underfill properties, nonuniform bump patterns (e.g., missing columns), irregular bump shapes (e.g., slanted bumps), and filler particle redistribution are investigated for flip-chip packages. Experimental studies are first presented for underfill flow in silicon dies with different types of substrate surfaces (ceramic versus organic). Results show that the underfill material cannot wet organic packages well compared to their ceramic counterparts. This is also observed in simulations employing a 2-D global underfill flow model for an isothermal underfilling process. The effects of missing bump columns, temperature-dependent underfill viscosity and surface tension, and irregular bump shapes on underfill flow-out time, flow front shape, and void formation are then investigated in detailed underfill flow models, with each factor resulting in +/- 4 similar to 7% variation in underfill filling time. Finally, the influence of filler particle inhomogeneity due to settling and shear migration is modeled using a full 3-D particle suspension model. The simulated filler particle distribution around solder bumps agrees well with the cross-sectional images of cured underfill samples.
引用
收藏
页码:893 / 902
页数:10
相关论文
共 50 条
  • [31] Reliability issues for flip-chip packages
    Ho, PS
    Wang, GT
    Ding, M
    Zhao, JH
    Dai, X
    MICROELECTRONICS RELIABILITY, 2004, 44 (05) : 719 - 737
  • [32] Underfill Delamination to Chip Sidewall in Advanced Flip Chip Packages
    Paquet, Marie-Claude
    Sylvestre, Julien
    Gros, Emmanuelle
    Boyer, Nicolas
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 960 - 965
  • [33] Stresses and fracture at the chip/underfill interface in flip-chip assemblies
    Park, JE
    Jasiuk, I
    Zubelewicz, A
    JOURNAL OF ELECTRONIC PACKAGING, 2003, 125 (01) : 44 - 52
  • [34] A Surface Energy Approach to Developing an Analytical Model for the Underfill Flow Process in Flip-Chip Packaging
    Yao, Xingjun
    Jiang, Weijie
    Yang, Jiahui
    Fang, Junjie
    Zhang, Wenjun
    JOURNAL OF ELECTRONIC PACKAGING, 2022, 144 (04)
  • [35] Numerical simulation of conventional capillary flow and no-flow underfill in flip-chip packaging
    Hashimoto, Tomohisa
    Shin-Ichiro, Tanifuji
    Morinishi, Koji
    Satofuka, Nobuyuki
    COMPUTERS & FLUIDS, 2008, 37 (05) : 520 - 523
  • [36] Predictive model for optimized design parameters in flip-chip packages
    Park, SB
    Sammakia, B
    Raghunathan, K
    ITHERM 2004, VOL 2, 2004, : 458 - 464
  • [37] Thermomechanical and viscoelastic behavior of a no-flow underfill material for flip-chip applications
    He, Y
    THERMOCHIMICA ACTA, 2005, 439 (1-2) : 127 - 134
  • [38] Incorporation of inorganic filler into the no-flow underfill material for flip-chip application
    Fan, LH
    Shi, SH
    Wong, CP
    INTERNATIONAL SYMPOSIUM ON ADVANCED PACKAGING MATERIALS: PROCESSES, PROPERTIES AND INTERFACES, PROCEEDINGS, 2000, : 303 - 310
  • [39] Underfill Study for Large Dice Flip Chip Packages
    Lin, Antony
    Li, C. Y.
    Shih, Meng-Kai
    Lai, Yi-Shao
    Appelt, Bernd
    Tseng, Andy
    2009 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2009), 2009, : 1237 - +
  • [40] Investigation and minimization of underfill delamination in flip chip packages
    Zhai, CJ
    Sidharth
    Blish, RC
    Master, RN
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2004, 4 (01) : 86 - 91