Investigations on double-diffused MOS transistors under ESD zap conditions

被引：6

作者：

Boselli, G

Meeuwsen, S

Mouthaan, T

Kuper, F

机构：

[1] Univ Twente, Dept Elect Engn, MESAPlus Res Inst, NL-7500 AE Enschede, Netherlands

[2] Philips Semicond, Nijmegen, Netherlands

来源：

MICROELECTRONICS RELIABILITY | 2001年 / 41卷 / 03期

关键词：

D O I：

10.1016/S0026-2714(00)00240-7

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper we analyzed, through experiments and 2-D simulations, the behavior under high reverse voltages of a double-diffused MOS transistor. It turned out that the drift diffusion region (resistor) between the drain contact and p-diffusion region (PI) plays an important role both in the switching on of the parasitic bipolar structure and in the failure mechanism. (C) 2001 Elsevier Science Ltd. All rights reserved.

引用

页码：395 / 405

页数：11

共 50 条

[21] COMPUTER ANALYSIS OF DOUBLE-DIFFUSED MOS-TRANSISTOR FOR INTEGRATED-CIRCUITS
LIN, HC
JONES, WN
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1973, ED20 (03) : 275 - 283
[22] METHOD FOR POLYCRYSTALLINE SILICON DELINEATION APPLICABLE TO A DOUBLE-DIFFUSED MOS-TRANSISTOR
不详
SOLID STATE TECHNOLOGY, 1975, 18 (04) : 71 - 71
[23] A single chip automotive control LSI using SOI bipolar complimentary MOS double-diffused MOS
Kawamoto, K
Mizuno, S
Abe, H
Higuchi, Y
Ishihara, H
Fukumoto, H
Watanabe, T
Fujino, S
Shirakawa, I
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2001, 40 (4B): : 2891 - 2896
[24] Optimization of lateral double-diffused MOS transistors in 0.18 μm bipolar-CMOS-DMOS technology for wide-voltage applications
Choi, Y. O.
Kim, S. Y.
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2010, 25 (11)
[25] A novel superjunction lateral double-diffused MOS with segmented buried P-layer
Wu, Lijuan
Yang, Hang
Wu, Yiqing
Lei, Bing
Yuan, Na
Song, Yue
Hu, Limin
Zhang, Yinyan
SUPERLATTICES AND MICROSTRUCTURES, 2018, 116 : 262 - 268
[26] Study of the influence of design-technological factors on the conductivity and breakdown voltage of lateral double-diffused MOS transistors using numerical simulation
Niskov, V. Ya.
Zolotarev, S. N.
Gashkov, A. N.
SEMICONDUCTORS, 2009, 43 (13) : 1671 - 1676
[27] EMITTER DIP EFFECT IN DOUBLE-DIFFUSED N-P-N SILICON TRANSISTORS
MAEDA, M
TANIMOTO, M
PHYSICA STATUS SOLIDI A-APPLIED RESEARCH, 1973, 16 (01): : 273 - 278
[28] BASE TRANSIT TIME OF MINORITY CARRIERS IN DOUBLE-DIFFUSED TRANSISTORS WITH SMALL EMITTER AREA
IRIE, T
NEC RESEARCH & DEVELOPMENT, 1968, (11): : 117 - +
[29] IMPROVED METHOD FOR CALCULATION OF NET IMPURITY-DOPING PROFILE OF DOUBLE-DIFFUSED TRANSISTORS
DURBIN, F
ELECTRONICS LETTERS, 1971, 7 (10) : 243 - &
[30] BASE TRANSIT TIME OF MINORITY CARRIERS IN DOUBLE-DIFFUSED TRANSISTORS WITH SMALL EMITTER AREA
IRIE, T
ELECTRONICS & COMMUNICATIONS IN JAPAN, 1967, 50 (09): : 45 - +

← 1 2 3 4 5 →