Using the Charge Recycling Technique for Low Power PLA Design

被引：0
|
作者：
Xiao, Chiuan-Tai [1 ]
Wei, Kai-Cheng [2 ]
机构：
[1] Natl Changhua Univ Educ, Grad Inst Integrated Circuit Design, 1 Jin De Rd, Changhua, Taiwan
[2] Natl Changhua Univ Educ, Dept Comp Sci & Informat Engn, Changhua 500, Taiwan
来源：
2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT) | 2010年
关键词：
SINGLE-CLOCK CMOS; HIGH-SPEED;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents a new low-power charge-recycling dynamic programmable logic array (PLA). The charge recycling PLA reduces the power consumption in product lines by recycling the previously used charge. The proposed dynamic PLA, product lines swing voltage is lowered by the charge recycling circuit between on adjacent product lines. Power consumption in product lines can be reduced theoretically to half by the proposed charge-recycling techniques. The simulation results show that the proposed scheme reduces delay by 38.7%, power by 17.4% and total power delay product (PDP) by 49.4% compared to the conventional PLA in a 0.35 mu m CMOS process technology.
引用
收藏
页码：347 / 350
页数：4
相关论文
共 50 条
  • [31] Charge-Recycling-Based Redundant Write Prevention Technique for Low-Power SOT-MRAM
    Kang, Gyuseong
    Park, Jongsun
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (06) : 1343 - 1352
  • [32] LOW POWER TCAM USING PRE-CHARGE MATCH LINE TECHNIQUE
    Yuvaraj, K.
    Prabakar, V.
    ICACCS 2015 PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING & COMMUNICATION SYSTEMS, 2015,
  • [33] A Low-Power CMOS Antenna-Switch Driver Using Shared-Charge Recycling Charge Pump
    Cha, Jeongwon
    Song, Taejoong
    Cho, Changhyuk
    Ahn, Minsik
    Lee, Chang-Ho
    Laskar, Joy
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2010, 58 (12) : 3626 - 3633
  • [34] Low IR Drop and Low Power Parallel CAM Design Using Gated Power Transistor Technique
    Do, Anh Tuan
    Chen, Shoushun
    Kong, Zhi-Hui
    Yeo, Kiat Seng
    PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 708 - 711
  • [35] A Charge Recycling TCAM with Checkerboard Array Arrangement for Low Power Applications
    Kusumoto, Takahito
    Ogawa, Daisuke
    Dosaka, Katsumi
    Miyama, Masayuki
    Matsuda, Yoshio
    2008 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 253 - 256
  • [36] Design of Low Power Full Adder Circuits Using CMOS Technique
    Shete, Deepgandha
    Askhedkar, Anuja
    2019 3RD INTERNATIONAL CONFERENCE ON RECENT DEVELOPMENTS IN CONTROL, AUTOMATION & POWER ENGINEERING (RDCAPE), 2019, : 293 - 296
  • [37] A Design Approach of Low Power VLSI for Downsampler Using Multirate Technique
    Rewatkar, Rajendra M.
    Badjate, Sanjay L.
    2013 INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS AND NETWORK TECHNOLOGIES (CSNT 2013), 2013, : 727 - 731
  • [38] Design of low power differential logic using adiabatic switching technique
    Lo, CK
    Chan, PCH
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : A33 - A36
  • [39] Design of a low power CVSL full adder using low-swing technique
    Kang, JH
    Kim, JB
    2004 IEEE International Conference on Semiconductor Electronics, Proceedings, 2004, : 247 - 251
  • [40] Design of Low Power CMOS Low Noise Amplifier Using Current Reuse Technique
    Sathwara, Hardik
    Shah, Kehul
    2015 5TH NIRMA UNIVERSITY INTERNATIONAL CONFERENCE ON ENGINEERING (NUICONE), 2015,
12345