Using the Charge Recycling Technique for Low Power PLA Design

被引：0

作者：

Xiao, Chiuan-Tai ^{[1
]}

Wei, Kai-Cheng ^{[2
]}

机构：

[1] Natl Changhua Univ Educ, Grad Inst Integrated Circuit Design, 1 Jin De Rd, Changhua, Taiwan

[2] Natl Changhua Univ Educ, Dept Comp Sci & Informat Engn, Changhua 500, Taiwan

来源：

2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT) | 2010年

关键词：

SINGLE-CLOCK CMOS; HIGH-SPEED;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a new low-power charge-recycling dynamic programmable logic array (PLA). The charge recycling PLA reduces the power consumption in product lines by recycling the previously used charge. The proposed dynamic PLA, product lines swing voltage is lowered by the charge recycling circuit between on adjacent product lines. Power consumption in product lines can be reduced theoretically to half by the proposed charge-recycling techniques. The simulation results show that the proposed scheme reduces delay by 38.7%, power by 17.4% and total power delay product (PDP) by 49.4% compared to the conventional PLA in a 0.35 mu m CMOS process technology.

引用

页码：347 / 350

页数：4

共 50 条

[1] A low power NORA circuit design technique based on charge recycling
Tsiatouhas, Y
Limniotis, K
Arapoyanni, A
Haniotakis, T
ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 224 - 227
[2] A charge recycling technique for the design of low power CMOS clock drivers
Nikolaidis, S
Kyriakis-Bitzaros, ED
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 1999, 9 (3-4) : 169 - 180
[3] A Charge-Recycling Assist Technique for Reliable and Low Power SRAM Design
Choi, Woong
Park, Jongsun
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2016, 63 (08) : 1164 - 1175
[4] Low power SRAM design using charge sharing technique
Ming, G
Jun, Y
Jun, X
2005 6th International Conference on ASIC Proceedings, Books 1 and 2, 2005, : 102 - 105
[5] A high speed low power CMOS clock driver using charge recycling technique
Bouras, I
Liaperdos, Y
Arapoyanni, A
ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL V: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 657 - 660
[6] Design and experimental demonstration of low-power CMOS magnetic cell manipulation platform using charge recycling technique
Niitsu, Kiichi
Yoshida, Kohei
Nakazato, Kazuo
JAPANESE JOURNAL OF APPLIED PHYSICS, 2016, 55 (03)
[7] Design of low power CMOS drivers based on charge recycling
KyriakisBitzaros, ED
Nikolaidis, SS
ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 1924 - 1927
[8] A Low-Power SRAM Using Bit-Line Charge-Recycling Technique
Kim, Keejong
Mahmoodi, Hamid
Roy, Kaushik
ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2007, : 177 - 182
[9] LOW LEAKAGE CHARGE RECYCLING TECHNIQUE FOR POWER MINIMIZATION IN CNTFET CIRCUITS
Kavitha, Manickam
Kalpana, Alagar M.
ACTA POLYTECHNICA, 2019, 59 (01) : 24 - 34
[10] A low-power ROM using charge recycling and charge sharing techniques
Yang, BD
Kim, LS
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (04) : 641 - 653

← 1 2 3 4 5 →