Reconfigurable latch controllers for low power asynchronous circuits

被引:15
|
作者
Lewis, M [1 ]
Garside, J [1 ]
Brackenbury, L [1 ]
机构
[1] Univ Manchester, Dept Comp Sci, AMULET Grp, Manchester M13 9PL, Lancs, England
来源
FIFTH INTERNATIONAL SYMPOSIUM ON ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS - PROCEEDINGS | 1999年
关键词
D O I
10.1109/ASYNC.1999.761520
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
A method for reducing the power consumption in asynchronous micropipeline-based circuits is presented. The method is based around a new design for latch controllers in which the operating mode of the pipeline latches (normally open/transparent or normally closed/opaque) can be selected according to the dynamic processing demand on the circuit. Operating in normally-closed mode prevents spurious transitions from propagating along a static pipeline, at the expense of reduced throughput. Tests of the new latch controller circuits on a pipelined multiplier datapath show that reductions in energy per operation of up to 32% can be obtained by changing to the normally-closed operating mode. Estimates suggest that in a typical application which exhibits a variable processing demand a power reduction of between 16- 24% is possible, with little or no impact on maximum throughput.
引用
收藏
页码:27 / 35
页数:9
相关论文
共 50 条
  • [41] Low-Power Soft Error Hardened Latch
    Alidash, Hossein Karimiyan
    Oklobdzija, Vojin G.
    JOURNAL OF LOW POWER ELECTRONICS, 2010, 6 (01) : 218 - 226
  • [42] Low-power and low-voltage D-latch
    Ching, LP
    Ling, OG
    ELECTRONICS LETTERS, 1998, 34 (07) : 641 - 642
  • [43] Low-power and low-voltage D-latch
    Nanyang Technological Univ, Singapore, Singapore
    Electron Lett, 7 (641-642):
  • [44] Low-Power Current-Mode Linguistic-Hedge Circuits for Fuzzy Logic Controllers
    Farshidi, Ebrahim
    SCS: 2008 2ND INTERNATIONAL CONFERENCE ON SIGNALS, CIRCUITS AND SYSTEMS, 2008, : 123 - 126
  • [45] Non-Volatility For Ultra-Low Power Asynchronous Circuits in Hybrid CMOS/Magnetic Technology
    Zianbetov, E.
    Beigne, E.
    Di Pendina, G.
    21ST IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS (ASYNC 2015), 2015, : 139 - 146
  • [46] Low Cost and High Performance Radiation Hardened Latch Design for Reliable Circuits
    Shah, Ambika Prasad
    Waltl, Michael
    2019 26TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2019, : 197 - 200
  • [47] Power Gating Technique for Reducing Leakage Power in Digital Asynchronous GasP Circuits
    Tiwari, Rahul Kumar
    RakeshRanjan
    Baig, MirzaNemath Ali
    Sravya, Erukonda
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON INVENTIVE COMPUTING AND INFORMATICS (ICICI 2017), 2017, : 236 - 241
  • [48] A Novel Approach for Power Reduction in Asynchronous circuits by using AFPT
    Shravan, C. H.
    Kumar, C. H. Pavan
    Sivani, K.
    2014 ELEVENTH INTERNATIONAL CONFERENCE ON WIRELESS AND OPTICAL COMMUNICATIONS NETWORKS (WOCN), 2014,
  • [49] Design of low-power on-line reconfigurable datapaths using self-checking circuits
    Kakarountas, AP
    Kokkinos, V
    Goutis, CE
    ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 1565 - 1568
  • [50] A fast and accurate power estimation methodology for QDI asynchronous circuits
    Ghavami, Behnam
    Niknahad, Mahtab
    Najibi, Mehrdad
    Pedram, Hossein
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2007, 4644 : 463 - +