Reconfigurable latch controllers for low power asynchronous circuits

被引:15
|
作者
Lewis, M [1 ]
Garside, J [1 ]
Brackenbury, L [1 ]
机构
[1] Univ Manchester, Dept Comp Sci, AMULET Grp, Manchester M13 9PL, Lancs, England
关键词
D O I
10.1109/ASYNC.1999.761520
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
A method for reducing the power consumption in asynchronous micropipeline-based circuits is presented. The method is based around a new design for latch controllers in which the operating mode of the pipeline latches (normally open/transparent or normally closed/opaque) can be selected according to the dynamic processing demand on the circuit. Operating in normally-closed mode prevents spurious transitions from propagating along a static pipeline, at the expense of reduced throughput. Tests of the new latch controller circuits on a pipelined multiplier datapath show that reductions in energy per operation of up to 32% can be obtained by changing to the normally-closed operating mode. Estimates suggest that in a typical application which exhibits a variable processing demand a power reduction of between 16- 24% is possible, with little or no impact on maximum throughput.
引用
收藏
页码:27 / 35
页数:9
相关论文
共 50 条
  • [21] Designing asynchronous circuits for low power: An IFIR filter bank for a digital hearing aid
    Nielsen, LS
    Sparso, J
    PROCEEDINGS OF THE IEEE, 1999, 87 (02) : 268 - 281
  • [22] Low-power reconfigurable photonic integrated circuits fabricated by femtosecond laser micromachining
    Ceccarelli, F.
    Atzeni, S.
    Pellegatta, F.
    Pentangelo, C.
    Crespi, A.
    Osellame, R.
    INTEGRATED OPTICS: DEVICES, MATERIALS, AND TECHNOLOGIES XXIV, 2020, 11283
  • [23] The structural power of reconfigurable circuits in the amoebot model
    Padalkin, Andreas
    Scheideler, Christian
    Warner, Daniel
    NATURAL COMPUTING, 2024, 23 (04) : 603 - 625
  • [24] Reliability Enhancement of Low-Power Sequential Circuits Using Reconfigurable Pulsed Latches
    Elsharkasy, Wael M.
    Khajeh, Amin
    Eltawil, Ahmed M.
    Kurdahi, Fadi J.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017, 64 (07) : 1803 - 1814
  • [25] Low power CMOS dynamic latch comparators
    Uthaichana, P
    Leelarasmee, E
    IEEE TENCON 2003: CONFERENCE ON CONVERGENT TECHNOLOGIES FOR THE ASIA-PACIFIC REGION, VOLS 1-4, 2003, : 605 - 608
  • [26] A Novel CML Latch-Based Wave-Pipelined Asynchronous SerDes Transceiver for Low-Power Application
    Kumawat, Mahesh
    Choudhary, Mohit Singh
    Kumar, Ravi
    Singh, Gaurav
    Vishvakarma, Santosh Kumar
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2020, 29 (07)
  • [27] Transient Latch-up of Switching Arrays in Power Management Circuits
    Peachey, Nathaniel
    Gauthier, Robert
    Phelps, Rick
    Gebreselasie, Ephrem
    2012 34TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2012,
  • [28] UPS inverter with integrated design of power circuits and controllers
    Chiang, SJ
    Chai, KL
    Tzou, YY
    ISIE 2005: PROCEEDINGS OF THE IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS 2005, VOLS 1- 4, 2005, : 645 - 650
  • [29] Fine-grain asynchronous circuits for low-power high performance dsp implementations
    Garnica, O
    Lanchares, J
    Hermida, R
    2000 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2000, : 519 - 528
  • [30] A pseudo delay-insensitive timing model to synthesising low-power asynchronous circuits
    Garnica, O
    Lanchares, J
    Hermida, R
    DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 810 - 810