PVD TiN metal gate MOSFETs on bulk silicon and fully depleted silicon-on-insulator (FDSOI) substrates for deep sub quarter micron CMOS technology

被引：37

作者：

Maiti, B ^{[1
]}

Tobin, PJ ^{[1
]}

Hobbs, C ^{[1
]}

Hegde, RI ^{[1
]}

Huang, F ^{[1
]}

O'Meara, DL ^{[1
]}

Jovanovic, D ^{[1
]}

Mendicino, M ^{[1
]}

Chen, J ^{[1
]}

Connelly, D ^{[1
]}

Adetutu, O ^{[1
]}

Mogab, J ^{[1
]}

Candelaria, J ^{[1
]}

La, LB ^{[1
]}

机构：

[1] Motorola Inc, Adv Prod Res & Dev Lab, Austin, TX 78721 USA

来源：

INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST | 1998年

关键词：

D O I：

10.1109/IEDM.1998.746472

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We report here for the first time an evaluation of a polysilicon capped physical vapor deposited (PVD) titanium nitride (TiN) metal gate integration on sub-quarter micron CMOSFETs using bulk Si and FDSOI substrates. In addition to eliminating poly depletion effects and lowering gate line resistance, the use of TiN gate enables lower Vt when used with FDSOI substrates instead of bulk Si. Excellent on-off and short channel characteristics can be obtained with TiN gate. Issues associated with Leff and reliability are also discussed.

引用

页码：781 / 784

页数：4

共 36 条

[31] Rare-earth oxide/TiN gate stacks on high mobility strained silicon on insulator for fully depleted metal-oxide-semiconductor field-effect transistors
Oezben, E. Durgun
Lopes, J. M. J.
Nichau, A.
Luptak, R.
Lenk, S.
Besmehn, A.
Bourdelle, K. K.
Zhao, Q. T.
Schubert, J.
Mantl, S.
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2011, 29 (01):
[32] Three-dimensional integration of fully depleted silicon-on-insulator transistor substrates for CMOS image sensors using Au/SiO2 hybrid bonding and XeF2 etching
Hagiwara, K.
Goto, M.
Iguchi, Y.
Ohtake, H.
Saraya, T.
Toshiyoshi, H.
Higurashi, E.
Hiramoto, T.
SEMICONDUCTOR WAFER BONDING 13: SCIENCE, TECHNOLOGY, AND APPLICATIONS, 2014, 64 (05): : 391 - 396
[33] Green's function approach for modeling of electrostatic effects in nanoscale fully depleted double-gate silicon-on-insulator metal-oxide-semiconductor field-effect transistors
Sharma, Rajiv
Pandey, Sujata
Jain, Shail Bala
INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2014, 27 (01) : 173 - 184
[34] A simple, analytical and complete deep-submicrometer fully depleted silicon-on-insulator metal-oxide-semiconductor field-effect-transistor model considering velocity overshoot
Jang, SL
Hu, MC
Liu, SS
Chen, YS
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1997, 36 (3A): : 1015 - 1024
[35] Ultra low-leakage power strategies for sub-1 VVLSI: Novel circuit styles and design methodologies for partially depleted silicon-on-insulator (PD-SOI) CMOS technology
Das, KK
Brown, RB
16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2003, : 291 - 296
[36] Cryogenic threshold voltage and on-current variability comparative analysis of same-fab 65 nm bulk and fully depleted silicon-on-insulator metal-oxide-semiconductor field-effect transistors
Liu, Zihao
Mizutani, Tomoko
Takeuchi, Kiyoshi
Saraya, Takuya
Oka, Hiroshi
Mori, Takahiro
Kobayashi, Masaharu
Hiramoto, Toshiro
Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 1600, 63 (12):

← 1 2 3 4 →