PVD TiN metal gate MOSFETs on bulk silicon and fully depleted silicon-on-insulator (FDSOI) substrates for deep sub quarter micron CMOS technology

被引:37
|
作者
Maiti, B [1 ]
Tobin, PJ [1 ]
Hobbs, C [1 ]
Hegde, RI [1 ]
Huang, F [1 ]
O'Meara, DL [1 ]
Jovanovic, D [1 ]
Mendicino, M [1 ]
Chen, J [1 ]
Connelly, D [1 ]
Adetutu, O [1 ]
Mogab, J [1 ]
Candelaria, J [1 ]
La, LB [1 ]
机构
[1] Motorola Inc, Adv Prod Res & Dev Lab, Austin, TX 78721 USA
来源
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST | 1998年
关键词
D O I
10.1109/IEDM.1998.746472
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We report here for the first time an evaluation of a polysilicon capped physical vapor deposited (PVD) titanium nitride (TiN) metal gate integration on sub-quarter micron CMOSFETs using bulk Si and FDSOI substrates. In addition to eliminating poly depletion effects and lowering gate line resistance, the use of TiN gate enables lower Vt when used with FDSOI substrates instead of bulk Si. Excellent on-off and short channel characteristics can be obtained with TiN gate. Issues associated with Leff and reliability are also discussed.
引用
收藏
页码:781 / 784
页数:4
相关论文
共 36 条
  • [21] Gate Length and Gate Width Dependence of Drain Induced Barrier Lowering and Current-Onset Voltage Variability in Bulk and Fully Depleted Silicon-on-Insulator Metal Oxide Semiconductor Field Effect Transistors
    Kumar, Anil
    Mizutani, Tomoko
    Hiramoto, Toshiro
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2012, 51 (02)
  • [22] New Analytical Model for Short-Channel Fully Depleted Dual-Material Gate Silicon-on-Insulator Metal Semiconductor Field-Effect Transistor
    Chiang, Te-Kuang
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2008, 47 (12) : 8743 - 8748
  • [23] Sub-6 GHz RF SPDT Switches Designed in an Advanced 28 nm Fully-Depleted Silicon-on-Insulator Technology with a High Resistivity Substrate
    Nabet, Massinissa
    Rack, Martin
    Cremer, Sebastien
    Paillardet, Frederic
    Cathelin, Andreia
    Raskin, Jean-Pierre
    Lederer, Dimitri
    2024 19TH EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE, EUMIC 2024, 2024, : 455 - 458
  • [24] High-Speed Serializer for a 64 GS s(-1) Digital-to-Analog Converter in a 28 nm Fully-Depleted Silicon-on-Insulator CMOS Technology
    Widmann, Daniel
    Groezing, Markus
    Berroth, Manfred
    ADVANCES IN RADIO SCIENCE, 2018, 16 : 99 - 108
  • [25] Two-Dimensional Analytical Modeling of Fully Depleted Short-Channel Dual-Gate Silicon-on-Insulator Metal Oxide Semiconductor Field Effect Transistor
    Anvarifard, Mohammad Kazem
    Hosseini, Seyed Ebrahim
    Armaki, Mahdi Gordi
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2009, 48 (10) : 1045011 - 1045015
  • [26] Enhanced Total Ionizing Dose Hardness of Deep Sub-Micron Partially Depleted Silicon-on-Insulator n-Type Metal-Oxide-Semiconductor Field Effect Transistors by Applying Larger Back-Gate Voltage Stress
    Zheng Qi-Wen
    Cui Jiang-Wei
    Yu Xue-Feng
    Guo Qi
    Zhou Hang
    Ren Di-Yuan
    CHINESE PHYSICS LETTERS, 2014, 31 (12)
  • [27] Comprehensive analysis of low-frequency noise variability components in bulk and fully depleted silicon-on-insulator metal-oxide-semiconductor field-effect transistor
    Maekawa, Keiichi
    Makiyama, Hideki
    Yamamoto, Yoshiki
    Hasegawa, Takumi
    Okanishi, Shinobu
    Sonoda, Kenichiro
    Shinkawata, Hiroki
    Yamashita, Tomohiro
    Kamohara, Shiro
    Yamaguchi, Yasuo
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2018, 57 (04)
  • [28] Ka-band time-domain multiplexing front-end with minimum switch area utilization on 22 nm fully depleted silicon-on-insulator CMOS technology
    Hietanen, Mikko
    Rusanen, Jere
    Aikio, Janne P.
    Tervo, Nuutti
    Rahkonen, Timo
    Parssinen, Aarno
    INTERNATIONAL JOURNAL OF MICROWAVE AND WIRELESS TECHNOLOGIES, 2021, 13 (07) : 641 - 651
  • [29] New Analytical Model for Short-Channel Fully Depleted Dual-Material-Gate Silicon-on-Insulator Metal-Oxide-Semiconductor Field-Effect Transistors
    Chiang, Te-Kuang
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2010, 49 (07) : 0743041 - 0743046
  • [30] Consideration of performance limitation of sub-100-nm double-gate silicon-on-insulator (SOI) metal-oxide-semiconductor field-effect transistors (MOSFETs)
    Yanagi, S
    Omura, Y
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 2002, 41 (10A): : L1096 - L1098