共 50 条
- [32] Pipelining router design improves parallel system performance I-SPAN 2000: INTERNATIONAL SYMPOSIUM ON PARALLEL ARCHITECTURES ALGORITHMS AND NETWORKS, PROCEEDINGS, 2000, : 195 - 200
- [33] Design and Implementation of On-chip Adaptive Router with Predictor for Regional Congestion 2011 IEEE 17TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA 2011), VOL 2, 2011, : 22 - 27
- [34] Design and evaluation of a fault-tolerant adaptive router for parallel computers INNOVATIVE ARCHITECTURE FOR FUTURE GENERATION HIGH-PERFORMANCE PROCESSORS AND SYSTEMS, 2003, : 100 - 107
- [35] Design of an Adaptive and Reliable Network on Chip router architecture using FPGA 2019 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2019,
- [36] Research on the design plan of high-end router Jisuanji Gongcheng/Computer Engineering, 2001, 27 (08):
- [37] Design and Implementation of High Speed Reconfigurable NoC Router 2016 INTERNATIONAL CONFERENCE ON INVENTIVE COMPUTATION TECHNOLOGIES (ICICT), VOL 3, 2015, : 580 - 584
- [40] HPSRouter: A High Performance Software Router Based on DPDK 2018 20TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY (ICACT), 2018, : 503 - 506