LAPSES: A recipe for high performance adaptive router design

被引:10
|
作者
Vaidya, AS [1 ]
Sivasubramaniam, A [1 ]
Das, CR [1 ]
机构
[1] Penn State Univ, Dept Comp Sci & Engn, University Pk, PA 16802 USA
关键词
D O I
10.1109/HPCA.1999.744375
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Earlier research has shown that adaptive routing can help in improving network performance. However it has not received adequate attention in commercial routers mainly due to the additional hardware complexity and the perceived cost and performance degradation that may result from this complexity: These concerns can be mitigated if one can design a cost-effective router that can support adaptive routing. This paper proposes a three step recipe - Look-Ahead routing, intelligent Path Selection, and an Economic Storage implementation, called the LAPSES approach - for cost-effective high performance pipelined adaptive router design. The first step, look-ahead routing, reduces a pipeline stage in the router by making table lookup and arbitration concurrent. Next, three new traffic-sensitive path selection heuristics (LRU, LFU and MAX-CREDIT) are proposed to select one of the available alternate paths. Finally, two techniques for reducing routing table size of the adaptive router are presented. These are called meta-table routing and economical storage. The proposed economical storage needs a routing table with only 9 and 27 entries for two and three dimensional meshes, respectively! All these design ideas are evaluated on a (16 x 16) mesh network via simulation. A fully adaptive algorithm and various traffic patterns are used to examine the performance benefits. Performance results show that the look-ahead design as well as the path selection heuristics boost network performance, while the economical storage approach turns out to be an ideal choice in comparison to full-table and meta-table options. We believe the router resulting from these three design enhancements can make adaptive routing a viable choice for interconnects.
引用
收藏
页码:236 / 243
页数:8
相关论文
共 50 条
  • [31] The adaptive bubble router
    Puente, V
    Izu, C
    Beivide, R
    Gregorio, JA
    Vallejo, F
    Prellezo, JM
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2001, 61 (09) : 1180 - 1208
  • [32] Pipelining router design improves parallel system performance
    Carrión, C
    Gregorio, JA
    Beivide, R
    I-SPAN 2000: INTERNATIONAL SYMPOSIUM ON PARALLEL ARCHITECTURES ALGORITHMS AND NETWORKS, PROCEEDINGS, 2000, : 195 - 200
  • [33] Design and Implementation of On-chip Adaptive Router with Predictor for Regional Congestion
    Taniguchi, Masakazu
    Matsutani, Hiroki
    Yamasaki, Nobuyuki
    2011 IEEE 17TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA 2011), VOL 2, 2011, : 22 - 27
  • [34] Design and evaluation of a fault-tolerant adaptive router for parallel computers
    Yoshinaga, T
    Hosogoshi, H
    Sowa, M
    INNOVATIVE ARCHITECTURE FOR FUTURE GENERATION HIGH-PERFORMANCE PROCESSORS AND SYSTEMS, 2003, : 100 - 107
  • [35] Design of an Adaptive and Reliable Network on Chip router architecture using FPGA
    Parane, Khyamling
    Prasad, Prabhu B. M.
    Talawar, Basavaraj
    2019 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2019,
  • [36] Research on the design plan of high-end router
    Li, Z.Q.
    Liang, A.L.
    Peng, L.
    Jisuanji Gongcheng/Computer Engineering, 2001, 27 (08):
  • [37] Design and Implementation of High Speed Reconfigurable NoC Router
    Chatrath, Amardeep Kaur
    Gupta, Ashutosh
    Pandey, Sujata
    2016 INTERNATIONAL CONFERENCE ON INVENTIVE COMPUTATION TECHNOLOGIES (ICICT), VOL 3, 2015, : 580 - 584
  • [38] AliasClassifier: A High-Performance Router Alias Classifier
    Xie, Yuancheng
    Zhang, Zhaoxin
    Chen, Enhao
    Li, Ning
    ELECTRONICS, 2024, 13 (09)
  • [40] HPSRouter: A High Performance Software Router Based on DPDK
    Li, Zongyao
    2018 20TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY (ICACT), 2018, : 503 - 506