LAPSES: A recipe for high performance adaptive router design

被引:10
|
作者
Vaidya, AS [1 ]
Sivasubramaniam, A [1 ]
Das, CR [1 ]
机构
[1] Penn State Univ, Dept Comp Sci & Engn, University Pk, PA 16802 USA
关键词
D O I
10.1109/HPCA.1999.744375
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Earlier research has shown that adaptive routing can help in improving network performance. However it has not received adequate attention in commercial routers mainly due to the additional hardware complexity and the perceived cost and performance degradation that may result from this complexity: These concerns can be mitigated if one can design a cost-effective router that can support adaptive routing. This paper proposes a three step recipe - Look-Ahead routing, intelligent Path Selection, and an Economic Storage implementation, called the LAPSES approach - for cost-effective high performance pipelined adaptive router design. The first step, look-ahead routing, reduces a pipeline stage in the router by making table lookup and arbitration concurrent. Next, three new traffic-sensitive path selection heuristics (LRU, LFU and MAX-CREDIT) are proposed to select one of the available alternate paths. Finally, two techniques for reducing routing table size of the adaptive router are presented. These are called meta-table routing and economical storage. The proposed economical storage needs a routing table with only 9 and 27 entries for two and three dimensional meshes, respectively! All these design ideas are evaluated on a (16 x 16) mesh network via simulation. A fully adaptive algorithm and various traffic patterns are used to examine the performance benefits. Performance results show that the look-ahead design as well as the path selection heuristics boost network performance, while the economical storage approach turns out to be an ideal choice in comparison to full-table and meta-table options. We believe the router resulting from these three design enhancements can make adaptive routing a viable choice for interconnects.
引用
收藏
页码:236 / 243
页数:8
相关论文
共 50 条
  • [21] A High Performance Reliable NoC Router
    Wang, Lu
    Ma, Sheng
    Wang, Zhiying
    2016 21ST ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2016, : 712 - 718
  • [22] Router Design for DDS: architecture and performance evaluation
    Lee, Kyu-haeng
    Kim, Chong-kwon
    Kim, Kyeong Tae
    Kim, Won-tae
    2014 INTERNATIONAL CONFERENCE ON BIG DATA AND SMART COMPUTING (BIGCOMP), 2014, : 250 - +
  • [23] Design and performance analysis of an IP/ATM router
    Li, Ke
    Zhu, Kangxin
    Gu, Shangjie
    Zhu, Hongwen
    Jisuanji Gongcheng/Computer Engineering, 2000, 26 (09): : 41 - 42
  • [24] MMR: A high-performance MultiMedia Router - Architecture and design trade-offs
    Duato, J
    Yalamanchili, S
    Caminero, MB
    Love, D
    Quiles, FJ
    FIFTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 1999, : 300 - 309
  • [25] A Critical Net Reshape-Router for High-performance VLSI Layout Design
    Morimoto, Yusuke
    Matsushita, Mitsuru
    Muraoka, Michiaki
    Toyonaga, Masahiko
    2014 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2014, : 587 - 590
  • [26] Design of an adaptive reconfigurable router for robotics vision systems.
    Amiot, F
    Pissaloux, EE
    RECONFIGURABLE TECHNOLOGY: FPGAS FOR COMPUTING AND APPLICATIONS, 1999, 3844 : 162 - 172
  • [27] Design and Implementation of High Availability OSPF Router
    Tsai, Chia-Tai
    Jan, Rong-Hong
    Wang, Kuochen
    JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2010, 26 (06) : 2173 - 2198
  • [28] The design of multiprocessor interconnects in a high capacity router
    Kim, BJ
    Kim, HS
    Ahn, B
    7TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2005, : 915 - 919
  • [29] Router Architecture for High-Performance NoCs
    Carara, Everton
    Calazans, Ney
    Moraes, Fernando
    SBCCI2007: 20TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, 2007, : 111 - 116
  • [30] A high performance router architecture for multimedia applications
    Orduna, JM
    Duato, J
    FIFTH INTERNATIONAL CONFERENCE ON MASSIVELY PARALLEL PROCESSING, PROCEEDINGS, 1998, : 142 - 149